{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T10:47:35Z","timestamp":1725619655988},"reference-count":29,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,10]]},"DOI":"10.1109\/dasip.2010.5706248","type":"proceedings-article","created":{"date-parts":[[2011,1,31]],"date-time":"2011-01-31T16:15:36Z","timestamp":1296490536000},"page":"68-75","source":"Crossref","is-referenced-by-count":8,"title":["Designing dynamically reconfigurable SoCs: From UML MARTE models to automatic code generation"],"prefix":"10.1109","author":[{"given":"Imran Rafiq","family":"Quadri","sequence":"first","affiliation":[]},{"given":"Samy","family":"Meftali","sequence":"additional","affiliation":[]},{"given":"Jean-Luc","family":"Dekeyser","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"A model driven design flow for fpgas supporting partial reconfiguration","author":"quadri","year":"2009","journal-title":"International Journal of Reconfigurable Computing"},{"key":"ref11","article-title":"MARTE based design flow for Partially Reconfigurable Systems-on-Chips","author":"quadri","year":"2009","journal-title":"17th IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC 09)"},{"key":"ref12","first-page":"1","article-title":"High-level model of dynamically reconfigurable architectures","author":"pillement","year":"2009","journal-title":"Conference on Design and Architectures for Signal and Image Processing (DASIP'09)"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2007.69"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/WCNC.2008.199"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1155\/2008\/793919"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2003.1183177"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1464679"},{"key":"ref18","article-title":"Integrating Mode Automata Control Models in SoC Co-Design for Dynamically Reconfigurable FPGAs","author":"quadri","year":"2009","journal-title":"International Conference on Design and Architectures for Signal and Image Processing (DASIP 09)"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1155\/2008\/561863"},{"journal-title":"Object Management Group Inc","article-title":"Uml 2 infrastructure (final adopted specifcation)","year":"2007","key":"ref28"},{"journal-title":"OMG","article-title":"Modeling and Analysis of Real-time and Embedded systems (MARTE), Beta 3","year":"2009","key":"ref4"},{"journal-title":"Heterogeneous Embedded Systems - Design Theory and Practice","year":"2010","author":"dekeyser","key":"ref27"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MS.2003.1231150"},{"key":"ref6","article-title":"A model driven design framework for massively parallel embedded systems","author":"gamati\u00e9","year":"2010","journal-title":"ACM Transactions on Embedded Computing Systems (TECS)"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ITST.2009.5399285"},{"journal-title":"Dart team","article-title":"GASPARD SoC Framework","year":"2009","key":"ref5"},{"key":"ref8","article-title":"Using MARTE in the MOPCOM SoC\/SoPC Co-Methodology","author":"koudri","year":"2008","journal-title":"MARTE Workshop DATE'08"},{"article-title":"MARTE based model driven design methodology for targeting dynamically reconfigurable FPGA based SoCs","year":"2010","author":"quadri","key":"ref7"},{"journal-title":"OMG","article-title":"Portal of the Model Driven Engineering Community","year":"2007","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090662"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2006.311188"},{"article-title":"A MARTE based reactive model for data-parallel intensive processing: Transformation toward the synchronous model","year":"2008","author":"yu","key":"ref20"},{"journal-title":"OMG","article-title":"MOF Query\/Views\/Transformations","year":"2005","key":"ref22"},{"journal-title":"OMG","article-title":"M2M\/Operational QVT Language","year":"2007","key":"ref21"},{"journal-title":"Xilinx","article-title":"Embedded Development Kit (EDK) Software","year":"2009","key":"ref24"},{"journal-title":"Xilinx","article-title":"ISE Foundation Software","year":"2009","key":"ref23"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253642"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-6423(02)00093-X"}],"event":{"name":"2010 Conference on Design and Architectures for Signal and Image Processing (DASIP)","start":{"date-parts":[[2010,10,26]]},"location":"Edinburgh, United Kingdom","end":{"date-parts":[[2010,10,28]]}},"container-title":["2010 Conference on Design and Architectures for Signal and Image Processing (DASIP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5692849\/5706235\/05706248.pdf?arnumber=5706248","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T06:26:30Z","timestamp":1490077590000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5706248\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,10]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/dasip.2010.5706248","relation":{},"subject":[],"published":{"date-parts":[[2010,10]]}}}