{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T15:11:14Z","timestamp":1729609874803,"version":"3.28.0"},"reference-count":23,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,10]]},"DOI":"10.1109\/dasip.2010.5706250","type":"proceedings-article","created":{"date-parts":[[2011,1,31]],"date-time":"2011-01-31T16:15:36Z","timestamp":1296490536000},"page":"84-89","source":"Crossref","is-referenced-by-count":1,"title":["A hybrid dual-core Reconfigurable Processor for EBCOT tier-1 encoder in JPEG2000 on next generation of digital cameras"],"prefix":"10.1109","author":[{"given":"Xin","family":"Zhao","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ahmet T.","family":"Erdogan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tughrul","family":"Arslan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.912133"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/SOCCON.2009.5398095"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/83.847830"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICIP.2000.899218"},{"key":"ref14","first-page":"25","article-title":"High Speed VLSI Arch itecture for Bit Plane Encoder of JPEG2000","volume":"2","author":"taubman","year":"2002","journal-title":"IEEE International Conference on Image Processing"},{"key":"ref15","first-page":"33","article-title":"An ILP Formulation for Task Mapping and Scheduling on Reconjigurable Multiprocessor Architectures","author":"vi","year":"2009","journal-title":"Design Automation and Test in Europe (DATE)"},{"key":"ref16","first-page":"765","article-title":"Analysis and Architecture Design of EBCOT for JPEG2000","volume":"2","author":"chen","year":"2001","journal-title":"Proceedings of IEEE International Symposium of Circuits and Systems"},{"key":"ref17","first-page":"329","article-title":"Analysis of EBCOT decoding algorithm and its VLSIimplementation for JPEG 2000","volume":"4","author":"chen","year":"2002","journal-title":"Proceedings of IEEE International Symposium of Circuits and Systems"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"773","DOI":"10.1109\/ISCAS.2002.1009955","article-title":"Efficient passparallel architecture for EBCOT in JPEG2000","volume":"1","author":"chiang","year":"2002","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2004.10.006"},{"key":"ref4","first-page":"231","article-title":"Fast DSP Implementation of JPEG2000","volume":"1","author":"cho","year":"2004","journal-title":"TENCON IEEE Region 10 Conference"},{"key":"ref3","first-page":"87","article-title":"A Hardware Accelerator IP for EBCOT Tier-1 Coding in JPEG2000 Standard","author":"hsieh","year":"2004","journal-title":"Workshop on Embedded Systems for Real-Time Multimedia"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2006.11.010"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2003.809834"},{"key":"ref8","first-page":"2192","article-title":"Memory-Efficient Architecture Including DWT and EC for JPEG2000","author":"guo","year":"2008","journal-title":"IEEE International Conference on Solid-State and Integrated-Circurt Technology"},{"key":"ref7","article-title":"Design and Tradeoff Analysis of JPEG-2000 on Hardware-Reconjigurable Systems","author":"devile","year":"2005","journal-title":"Military and Aerospace Programmable Logic Devices Workshop #229"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"53","DOI":"10.1109\/ICIP.2000.899223","article-title":"JasPer: a soflware-basedJPEG-2000 codec implementation","volume":"2","author":"adams","year":"2000","journal-title":"Proceedings of IEEE International Conference on Image Processing"},{"key":"ref9","first-page":"1227","article-title":"Reconfigurable Coprocessor Based JPEG2000 Implementation","volume":"3","author":"martina","year":"2001","journal-title":"IEEE Int Conf Electronics Circuits Systems"},{"year":"2000","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1155\/ASP\/2006\/42568"},{"key":"ref22","first-page":"213","article-title":"Enhenced Renormalization Algorithm in MQ-Coder of JPEG2000","author":"min","year":"2007","journal-title":"the International Symposium on Information Technology Convergence"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2004.1327061"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1117\/12.527160"}],"event":{"name":"2010 Conference on Design and Architectures for Signal and Image Processing (DASIP)","start":{"date-parts":[[2010,10,26]]},"location":"Edinburgh, United Kingdom","end":{"date-parts":[[2010,10,28]]}},"container-title":["2010 Conference on Design and Architectures for Signal and Image Processing (DASIP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5692849\/5706235\/05706250.pdf?arnumber=5706250","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,8]],"date-time":"2019-06-08T03:09:16Z","timestamp":1559963356000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5706250\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,10]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/dasip.2010.5706250","relation":{},"subject":[],"published":{"date-parts":[[2010,10]]}}}