{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,31]],"date-time":"2025-10-31T07:20:27Z","timestamp":1761895227545,"version":"3.28.0"},"reference-count":27,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,10]]},"DOI":"10.1109\/dasip.2010.5706257","type":"proceedings-article","created":{"date-parts":[[2011,1,31]],"date-time":"2011-01-31T21:15:36Z","timestamp":1296508536000},"page":"136-143","source":"Crossref","is-referenced-by-count":19,"title":["An inter-task real time DVFS scheme for multiprocessor embedded systems"],"prefix":"10.1109","author":[{"given":"Muhammad Khurram","family":"Bhatti","sequence":"first","affiliation":[]},{"given":"Cecile","family":"Belleudy","sequence":"additional","affiliation":[]},{"given":"Michel","family":"Auguin","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/309847.309901"},{"key":"ref11","article-title":"Scheduling for Reduced CPU Energy","author":"weiser","year":"1994","journal-title":"Proceedings of the Operating Systems Design and Implementation Symposium"},{"key":"ref12","article-title":"Scheduling with dynamic voltage\/speed adjustment using slack reclamation in multiprocessor real-time systems","author":"zhu","year":"2001","journal-title":"Proc IEEE Real-Time Systems Symposium (RTSS)"},{"key":"ref13","article-title":"Power aware scheduling for AND\/OR graphs in multi-processor real time systems","author":"zhu","year":"2002","journal-title":"the proceedings of the International Conference on Parallel Processing (ICPP'02)"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2003.1213225"},{"key":"ref15","article-title":"System-Level Design Methods for Low-Energy Architectures Containing Variable Voltage Processors","author":"gruian","year":"2000","journal-title":"the proceedings of Workshop Power-Aware Computing Systems"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-6217-4_13"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/54.953271"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/RTTAS.2000.852460"},{"key":"ref19","article-title":"Compiler-Directed Dynamic Frequency and Voltage Scheduling","author":"hsu","year":"2000","journal-title":"the proceedings of Workshop Power-Aware Computing Systems"},{"key":"ref4","first-page":"365","article-title":"Power Optimization of Real-Time Embedded Systems on Variable Speed Processors","author":"shin","year":"2000","journal-title":"International Conference on Computer Aided Design"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/EMRTS.2000.853989"},{"journal-title":"System-Level Power Optimization of Embedded Systems","year":"2000","author":"shin","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.1275298"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/502034.502044"},{"year":"0","key":"ref8"},{"year":"2009","key":"ref7"},{"journal-title":"Compiler-Assisted Dynamic Power-Aware Scheduling for Real-Time Applications Workshop on Compiler & Operating Sys for Low-Power","year":"2000","author":"mosse","key":"ref2"},{"year":"0","key":"ref9"},{"key":"ref1","article-title":"Ordonnancement temps réel et minimisation de la consommation d’énergie","volume":"2","author":"navet","year":"2006","journal-title":"System Temps Réel"},{"key":"ref20","article-title":"Compiler-Assisted Dynamic Power-Aware Scheduling for Real-Time Applications","author":"mosse","year":"2000","journal-title":"Proc Workshop Compiler and OS for Low Power"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1997.643600"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/381677.381701"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/860176.860180"},{"key":"ref23","first-page":"380","article-title":"A High Efficiency Variable-Voltage CMOS Dynamic DC-DC Switching Regulator","author":"namgoang","year":"1997","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998258"},{"key":"ref25","article-title":"Assertive Dynamic Power Management (AsDPM) Strategy for Globally Scheduled RT Multiprocessor Systems","author":"bhatti","year":"2009","journal-title":"Proc 19th Int Workshop PATMOS"}],"event":{"name":"2010 Conference on Design and Architectures for Signal and Image Processing (DASIP)","start":{"date-parts":[[2010,10,26]]},"location":"Edinburgh, United Kingdom","end":{"date-parts":[[2010,10,28]]}},"container-title":["2010 Conference on Design and Architectures for Signal and Image Processing (DASIP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5692849\/5706235\/05706257.pdf?arnumber=5706257","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T10:00:31Z","timestamp":1490090431000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5706257\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,10]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/dasip.2010.5706257","relation":{},"subject":[],"published":{"date-parts":[[2010,10]]}}}