{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T09:05:30Z","timestamp":1725440730487},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,11]]},"DOI":"10.1109\/dasip.2011.6136849","type":"proceedings-article","created":{"date-parts":[[2012,1,31]],"date-time":"2012-01-31T16:39:34Z","timestamp":1328027974000},"page":"1-8","source":"Crossref","is-referenced-by-count":2,"title":["Morpheo: A high-performance processor generator for a FPGA implementation"],"prefix":"10.1109","author":[{"given":"Mathieu","family":"Rosiere","sequence":"first","affiliation":[]},{"given":"Jean-Lou","family":"Desbarbieux","sequence":"additional","affiliation":[]},{"given":"Nathalie","family":"Drach","sequence":"additional","affiliation":[]},{"given":"Franck","family":"Wajsburt","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Virtex-5 FPGA User Guide","year":"2006","key":"ref10"},{"key":"ref11","first-page":"3","article-title":"MiBench: A free, commercially representative embedded benchmark suite","author":"guthaus","year":"2001","journal-title":"IEEE 4th Annual Workshop on Workload"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/2.869367"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.82"},{"journal-title":"Gate Counting Methodology for APEX 20K Devices","year":"1999","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1196115"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508160"},{"journal-title":"MicroBlaze Processor Reference Guide","year":"2002","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.35"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272544"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1723112.1723116"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/5.476078"},{"key":"ref6","article-title":"The microarchitecture of the Pentium 4 processor","author":"hinton","year":"2001","journal-title":"Intel Technology Journal"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1997.604689"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/12.4607"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/165123.165161"},{"journal-title":"OR1200 OpenRISC Processor","year":"2009","key":"ref2"},{"journal-title":"Nios II Processor Reference","year":"2009","key":"ref1"},{"journal-title":"System Design with SystemC","year":"2002","author":"grotker","key":"ref9"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1723112.1723122"}],"event":{"name":"2011 Conference on Design and Architectures for Signal and Image Processing (DASIP)","start":{"date-parts":[[2011,11,2]]},"location":"Tampere, Finland","end":{"date-parts":[[2011,11,4]]}},"container-title":["Proceedings of the 2011 Conference on Design & Architectures for Signal & Image Processing (DASIP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6111682\/6136840\/06136849.pdf?arnumber=6136849","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T14:32:13Z","timestamp":1490106733000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6136849\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,11]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/dasip.2011.6136849","relation":{},"subject":[],"published":{"date-parts":[[2011,11]]}}}