{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T14:52:50Z","timestamp":1730213570346,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,11]]},"DOI":"10.1109\/dasip.2011.6136857","type":"proceedings-article","created":{"date-parts":[[2012,1,31]],"date-time":"2012-01-31T16:39:34Z","timestamp":1328027974000},"page":"1-7","source":"Crossref","is-referenced-by-count":0,"title":["Task model and online operating system API for hardware tasks in OLLAF platform"],"prefix":"10.1109","author":[{"given":"Samuel","family":"Garcia","sequence":"first","affiliation":[]},{"given":"Bertrand","family":"Granado","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"MicroCIOS-IIThe Real-TimeKernel","year":"2002","author":"labrosse","key":"ref10"},{"key":"ref11","article-title":"Hardware task context management for fine grained dynamically reconfigurable architecture","author":"garcia","year":"0","journal-title":"Workshop on Design and Architectures for Signal and Image Processing (DASIP)"},{"journal-title":"Rseau dinterconnexion haut dbit pour les architectures paral-lIes connexionnistes","year":"1995","author":"pujol","key":"ref12"},{"journal-title":"BDTI Certified Results for the AutoESL AutoPilot High-Level Synthesis Tool","year":"2010","key":"ref13"},{"key":"ref4","first-page":"284","article-title":"Reconfigurable Hardware Operating Systems: From Design Concepts to Realizations","author":"walder","year":"2003","journal-title":"Engineering of Reconfigurable Systems and Algorithms (ERSA)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268893"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-30117-2_72"},{"key":"ref5","first-page":"2","article-title":"Introducing reconfigme: An operating system for reconfigurable computing","author":"wigley","year":"2002","journal-title":"Proceedings of the International Conference on Field Programmable Logic and Applications"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ReCoSoC.2011.5981505"},{"key":"ref7","article-title":"Two flows for partial reconfiguration: Module based or difference based","volume":"2","year":"2004","journal-title":"Xilinx"},{"key":"ref2","first-page":"121","article-title":"Multitasking on FPGA Coprocessors","author":"simmler","year":"0","journal-title":"Field Programmable Logic and Applications (FPL) IEEE"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1155\/2009\/574716"},{"journal-title":"1003 1-2008 - ieee standard for information technology - portable operating system interface (posix(r))","year":"0","key":"ref9"}],"event":{"name":"2011 Conference on Design and Architectures for Signal and Image Processing (DASIP)","start":{"date-parts":[[2011,11,2]]},"location":"Tampere, Finland","end":{"date-parts":[[2011,11,4]]}},"container-title":["Proceedings of the 2011 Conference on Design & Architectures for Signal & Image Processing (DASIP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6111682\/6136840\/06136857.pdf?arnumber=6136857","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T14:35:58Z","timestamp":1490106958000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6136857\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,11]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/dasip.2011.6136857","relation":{},"subject":[],"published":{"date-parts":[[2011,11]]}}}