{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T14:52:52Z","timestamp":1730213572246,"version":"3.28.0"},"reference-count":22,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,11]]},"DOI":"10.1109\/dasip.2011.6136863","type":"proceedings-article","created":{"date-parts":[[2012,1,31]],"date-time":"2012-01-31T11:39:34Z","timestamp":1328009974000},"page":"1-7","source":"Crossref","is-referenced-by-count":3,"title":["FPGA dynamic reconfiguration using the RVC technology: Inverse quantization case study"],"prefix":"10.1109","author":[{"given":"Manel","family":"Hentati","sequence":"first","affiliation":[]},{"given":"Yassine","family":"Aoudni","sequence":"additional","affiliation":[]},{"given":"Jean-Francois","family":"Nezan","sequence":"additional","affiliation":[]},{"given":"Mohamed","family":"Abid","sequence":"additional","affiliation":[]},{"given":"Olivier","family":"Deforges","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"MPEG video technologies – Part 4 Video tool library ISO\/IEC FDIS","first-page":"23002","year":"2009","key":"ref10"},{"key":"ref11","article-title":"LLVM-based and scalable MPEG-RVC decoder","author":"gorin","year":"2010","journal-title":"Journal of Real Time Image Processing"},{"key":"ref12","first-page":"159","volume":"27","author":"mattavelli","year":"2010","journal-title":"Raulet M The reconfigurable"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MSP.2009.934107"},{"journal-title":"MPEG systems technologies – Part 4 Codec Configuration Representation ISO\/IEC FDIS","year":"2009","key":"ref14"},{"key":"ref15","article-title":"Motion Estimation Accelerator with User Search Strategy in an RVC Context","author":"dubois","year":"2009","journal-title":"IEEE ICIP Journal of Real Time Image Processing"},{"key":"ref16","article-title":"Automatic Method For Efficient Hardware Implementation From RVC-CAL Dataflow: A LAR Coder baseline Case Study","author":"jerbi","year":"2010","journal-title":"Journal of Convergence"},{"key":"ref17","first-page":"16461657","article-title":"Exploring the concurrency of an MPEG RVC decoder based on dataflow program analysis","volume":"19","author":"gu","year":"2009","journal-title":"IEEE Transactions on Circuits and Systems for Video Technology"},{"year":"2010","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1730836.1730864"},{"key":"ref4","first-page":"751","author":"lorenz","year":"2004","journal-title":"Power Consumption Reduction Through Dynamic Reconfiguration"},{"key":"ref3","first-page":"65","article-title":"Benefits of Partial Reconfiguration Take advantage of even more capabilities in your FPGA","volume":"i","author":"kao","year":"2005","journal-title":"Xilinx XCell J"},{"key":"ref6","article-title":"Zine EI Abidine ALAOUI ISMAILI and Ahmed MOUSSASelf-Partial and Dynamic Reconfiguration Implementation for AES using FPGA","volume":"2","year":"2009","journal-title":"IJCSI International Journal of Computer Science Issues"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5537107"},{"key":"ref8","first-page":"1566","article-title":"A scalable H.264IAVC deblocking filter architecture using dynamic Partial reconfiguration","author":"khraisha","year":"2010","journal-title":"ICASSP International Conference on Acoustics Speech and Signal Processing"},{"journal-title":"IEEE Symp Field-Programmable Custom Comput Machines","year":"2009","author":"garcia","key":"ref7"},{"journal-title":"Information technology - Coding of audio-visual objects - Part 2 Visual","year":"2004","key":"ref2"},{"key":"ref1","article-title":"Software code generation for the RVC-CAL language, Springer link","author":"wipliez","year":"2009","journal-title":"Journal of Signal Processing Systems"},{"journal-title":"MPEG-4 Natural Video Codings book","year":"2002","author":"closson","key":"ref9"},{"key":"ref20","article-title":"OpenDF - A Dataflow Toolset for Reconfigurable Hardware and Multicore Systems","author":"bhattacharyya","year":"2008","journal-title":"First Swedish Workshop on Multi-Core Computing"},{"journal-title":"MicroBlaze Processor Reference Guide Embedded Development Kit EDK 10 1i","year":"2008","key":"ref22"},{"volume":"21","journal-title":"PlanAhead Software Tutorial Partial Reconfiguration of a Processor Peripheral UG744","year":"2010","key":"ref21"}],"event":{"name":"2011 Conference on Design and Architectures for Signal and Image Processing (DASIP)","start":{"date-parts":[[2011,11,2]]},"location":"Tampere, Finland","end":{"date-parts":[[2011,11,4]]}},"container-title":["Proceedings of the 2011 Conference on Design & Architectures for Signal & Image Processing (DASIP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6111682\/6136840\/06136863.pdf?arnumber=6136863","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T10:29:07Z","timestamp":1490092147000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6136863\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,11]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/dasip.2011.6136863","relation":{},"subject":[],"published":{"date-parts":[[2011,11]]}}}