{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T16:02:35Z","timestamp":1761580955593,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,11]]},"DOI":"10.1109\/dasip.2011.6136876","type":"proceedings-article","created":{"date-parts":[[2012,1,31]],"date-time":"2012-01-31T16:39:34Z","timestamp":1328027974000},"page":"1-8","source":"Crossref","is-referenced-by-count":12,"title":["The Multi-Dataflow Composer tool: A runtime reconfigurable HDL platform composer"],"prefix":"10.1109","author":[{"given":"Francesca","family":"Palumbo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nicola","family":"Carta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luigi","family":"Raffo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"MPEG systems tech.-Part","volume":"4","year":"2009","journal-title":"Codec configuration representation"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DASIP.2010.5706258"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DASIP.2010.5706254"},{"journal-title":"Vhdl back-end","year":"0","key":"ref13"},{"key":"ref4","article-title":"Highly flexible multimode digital signal processing systems using adaptable components and controllers","volume":"2006","author":"kumar","year":"0","journal-title":"EURASIP J Appl Signal Process"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"135","DOI":"10.1007\/s11265-006-7512-7","article-title":"Re-configurable coprocessor for multimedia application do-main","volume":"44","author":"carta","year":"2006","journal-title":"J VLSI Signal Process Syst"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/SIPS.2008.4671776"},{"key":"ref5","article-title":"Caltrop-language re-port","author":"eker","year":"2002","journal-title":"Technical memorandum Electronics Research Lab Department of Electrical Engineering and Computer Sciences"},{"key":"ref8","article-title":"Synthesizing Hardware from Dataflow Programs","author":"janneck","year":"2009","journal-title":"lourn of Signal Processing Systems"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/SIPS.2008.4671777"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008155020711"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/508352.508353"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MSP.2010.936032"}],"event":{"name":"2011 Conference on Design and Architectures for Signal and Image Processing (DASIP)","start":{"date-parts":[[2011,11,2]]},"location":"Tampere, Finland","end":{"date-parts":[[2011,11,4]]}},"container-title":["Proceedings of the 2011 Conference on Design & Architectures for Signal & Image Processing (DASIP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6111682\/6136840\/06136876.pdf?arnumber=6136876","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T13:35:33Z","timestamp":1497965733000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6136876\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,11]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/dasip.2011.6136876","relation":{},"subject":[],"published":{"date-parts":[[2011,11]]}}}