{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,24]],"date-time":"2025-10-24T16:36:39Z","timestamp":1761323799615},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,11]]},"DOI":"10.1109\/dasip.2011.6136888","type":"proceedings-article","created":{"date-parts":[[2012,1,31]],"date-time":"2012-01-31T11:39:34Z","timestamp":1328009974000},"page":"1-7","source":"Crossref","is-referenced-by-count":5,"title":["Application workload model generation methodologies for system-level design exploration"],"prefix":"10.1109","author":[{"given":"Jukka","family":"Saastamoinen","sequence":"first","affiliation":[]},{"given":"Jari","family":"Kreku","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.16"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1023\/A:1012231429554"},{"article-title":"Dynamic Binary Analysis and Instrumentation","year":"2004","author":"nethercote","key":"ref10"},{"key":"ref6","first-page":"169","article-title":"Multi-threading support for system-level performance simulation of multi-core architectures","author":"saastamoinen","year":"2011","journal-title":"ARCS 2011 Workshop Proceedings 24th International Conference on Architecture of Computing Systems 2011"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1250734.1250746"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2009.22"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1155\/2008\/712329"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1193228"},{"journal-title":"Intel Hyper-Threading Technology Analysis of the HT Effects on a Server Transactional Workload","year":"2009","author":"drysdale","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457175"}],"event":{"name":"2011 Conference on Design and Architectures for Signal and Image Processing (DASIP)","start":{"date-parts":[[2011,11,2]]},"location":"Tampere, Finland","end":{"date-parts":[[2011,11,4]]}},"container-title":["Proceedings of the 2011 Conference on Design & Architectures for Signal & Image Processing (DASIP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6111682\/6136840\/06136888.pdf?arnumber=6136888","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T10:43:36Z","timestamp":1490093016000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6136888\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,11]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/dasip.2011.6136888","relation":{},"subject":[],"published":{"date-parts":[[2011,11]]}}}