{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T14:52:56Z","timestamp":1730213576486,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,11]]},"DOI":"10.1109\/dasip.2011.6136892","type":"proceedings-article","created":{"date-parts":[[2012,1,31]],"date-time":"2012-01-31T16:39:34Z","timestamp":1328027974000},"page":"1-8","source":"Crossref","is-referenced-by-count":0,"title":["Analyzing software inter-task communication channels on a clustered shared memory multi processor system-on-chip"],"prefix":"10.1109","author":[{"given":"Daniela","family":"Genius","sequence":"first","affiliation":[]},{"given":"Nicolas","family":"Pouillon","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337515"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2001.968594"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.911337"},{"key":"ref13","article-title":"pn: A tool for improved derivation of process networks","volume":"2007","author":"verdoolaege","year":"2007","journal-title":"EURASIP J Emb Sys"},{"year":"2003","key":"ref14","article-title":"The SoCLib project: An integrated system-on-chip modelling and simulation plat-form"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253805"},{"journal-title":"Virtual Component Interface Standard (OCB 2 1 0)","year":"2000","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/978-90-481-9965-5_3"},{"key":"ref4","first-page":"880","article-title":"A framework for evaluating design tradeoffs in packet processing architectures","author":"thiele","year":"2002","journal-title":"DAC"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IVS.2006.1689656"},{"key":"ref6","first-page":"471","article-title":"The semantics of a simple language for parallel programming","author":"kahn","year":"1974","journal-title":"Information Processing '74"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.16"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852431"},{"journal-title":"Bounded scheduling of process networks","year":"1995","author":"parks","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/90.811445"},{"journal-title":"HWISW communications in telecommunication oriented MPSoC (Communications mat&#x00E9;rielles-logicielles dans les syst&#x00E8;mes sur puce orient&#x00E9;s t&#x00E9;l&#x00E9;communications)","year":"2007","author":"faure","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337511"}],"event":{"name":"2011 Conference on Design and Architectures for Signal and Image Processing (DASIP)","start":{"date-parts":[[2011,11,2]]},"location":"Tampere, Finland","end":{"date-parts":[[2011,11,4]]}},"container-title":["Proceedings of the 2011 Conference on Design &amp; Architectures for Signal &amp; Image Processing (DASIP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6111682\/6136840\/06136892.pdf?arnumber=6136892","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T14:46:10Z","timestamp":1490107570000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6136892\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,11]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/dasip.2011.6136892","relation":{},"subject":[],"published":{"date-parts":[[2011,11]]}}}