{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T06:49:28Z","timestamp":1729666168347,"version":"3.28.0"},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,11]]},"DOI":"10.1109\/dasip.2011.6136896","type":"proceedings-article","created":{"date-parts":[[2012,1,31]],"date-time":"2012-01-31T16:39:34Z","timestamp":1328027974000},"page":"1-8","source":"Crossref","is-referenced-by-count":2,"title":["High level design of adaptive distributed controller for partial dynamic reconfiguration in FPGA"],"prefix":"10.1109","author":[{"given":"Sana","family":"Cherif","sequence":"first","affiliation":[]},{"given":"Chiraz","family":"Trabelsi","sequence":"additional","affiliation":[]},{"given":"Samy","family":"Meftali","sequence":"additional","affiliation":[]},{"given":"Jean-Luc","family":"Dekeyser","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ETFA.2006.355448"},{"key":"ref11","first-page":"159","article-title":"Adaptive control using multiple models, switching, and tuning","author":"narendra","year":"2000","journal-title":"Adaptive Systems for Signal Processing Communications and Control Symposium 2000 AS-SPCC The IEEE 2000"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1002\/spe.767"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-6199-6"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1671954.1671959"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DCV.2001.929936"},{"key":"ref16","first-page":"1004","article-title":"A fast computational algorithm for the discrete cosine transform","volume":"com 25","author":"smith","year":"1977","journal-title":"IEEE Trans Commun"},{"key":"ref17","first-page":"454","article-title":"The h.264\/avc advanced video coding standard:overview and introduction to the fidelity range extensions","volume":"5558","author":"sullivan","year":"2004","journal-title":"SPIE Conference on Applications of Digital Image Processing XXVII Special Session on Advances in the New Emerging Stan-dard H 264IAVC"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1155\/2008\/231940"},{"key":"ref4","article-title":"Using marte in the mopcom soc\/sopc co-methodology","author":"koudri","year":"2008","journal-title":"MARTE Workshop DATE'08"},{"key":"ref3","article-title":"Gaspard2: from MARTE to SystemC Simulation","author":"piel","year":"2008","journal-title":"MARTE Workshop DATE'08"},{"key":"ref6","first-page":"1","article-title":"High-level model of dynamically reconfigurable architectures","author":"pillement","year":"2009","journal-title":"Conference on Design and Architectures for Signal and Image Processing (DASIP'09)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090662"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"382","DOI":"10.1504\/IJMR.2006.012252","article-title":"Rapid engineering and reconfiguration of automation objects aided by formal modelling and verification","volume":"1","author":"karras","year":"2006","journal-title":"International Journal of Manufacturing Research"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/EFTA.2007.4416832"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/SIES.2007.4297325"},{"journal-title":"Modeling and Analysis of Real-time and Embedded Systems (MARTE)","year":"0","key":"ref1"},{"key":"ref9","article-title":"High-level modeling of dynamically reconfigurable heterogeneous systems","author":"dekeyser","year":"2010","journal-title":"Heterogeneous Embedded Systems &#x2013; Design Theory and Practice"}],"event":{"name":"2011 Conference on Design and Architectures for Signal and Image Processing (DASIP)","start":{"date-parts":[[2011,11,2]]},"location":"Tampere, Finland","end":{"date-parts":[[2011,11,4]]}},"container-title":["Proceedings of the 2011 Conference on Design &amp; Architectures for Signal &amp; Image Processing (DASIP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6111682\/6136840\/06136896.pdf?arnumber=6136896","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T13:35:36Z","timestamp":1497965736000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6136896\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,11]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/dasip.2011.6136896","relation":{},"subject":[],"published":{"date-parts":[[2011,11]]}}}