{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T03:52:42Z","timestamp":1725767562490},"reference-count":30,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,10]]},"DOI":"10.1109\/dasip.2014.7115599","type":"proceedings-article","created":{"date-parts":[[2015,6,3]],"date-time":"2015-06-03T19:33:14Z","timestamp":1433359994000},"page":"1-8","source":"Crossref","is-referenced-by-count":7,"title":["Rakeness-based compressed sensing on ultra-low power multi-core biomedicai processors"],"prefix":"10.1109","author":[{"given":"Daniele","family":"Bortolotti","sequence":"first","affiliation":[]},{"given":"Mauro","family":"Mangia","sequence":"additional","affiliation":[]},{"given":"Andrea","family":"Bartolini","sequence":"additional","affiliation":[]},{"given":"Riccardo","family":"Rovatti","sequence":"additional","affiliation":[]},{"given":"Gianluca","family":"Setti","sequence":"additional","affiliation":[]},{"given":"Luca","family":"Benini","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref30","article-title":"A 0.6 V 8 pJ\/write Non-Volatile CBRAM Macro Embedded in a Body Sensor Node for Ultra Low Energy Applications","author":"gilbert","year":"2013","journal-title":"Proc VLSI"},{"key":"ref10","article-title":"Customizing an Open Source Processor to Fit in an Ultra-Low Power Cluster with a Shared LI Memory","author":"gautschi","year":"2014","journal-title":"Proceedings of GLSVLSI"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1002\/cpa.20124"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2006.871582"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2012.2220392"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1016\/j.crma.2008.03.014"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2013.6572107"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2191312"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2011.5938019"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/BioCAS.2011.6107818"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TBME.2003.808805"},{"key":"ref28","article-title":"Negative-resistance read and write schemes for STT-MRAM in 0.13m CMOS","author":"halupka","year":"2010","journal-title":"Proceedings of ISSCC"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176640"},{"key":"ref27","article-title":"A 0.5 V 4Mb logic-process compatible embedded resistive RAM (ReRAM) in 65nm CMOS using low-voltage current-mode sensing scheme with 45ns random read time","author":"chang","year":"2012","journal-title":"Proceedings of ISSCC"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TBME.2011.2156795"},{"key":"ref6","article-title":"Hybrid memory architecture for voltage scaling in ultra-low power multi-core biomedical processors","author":"bortolotti","year":"2014","journal-title":"Proc ACM\/IEEE DATE"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2012.6213670"},{"key":"ref5","article-title":"An energy efficient parallel architecture using near threshold operation","author":"dreslinkski","year":"2007","journal-title":"Proceedings of PACT"},{"key":"ref8","article-title":"A Fully-Synthesizable Single-Cycle Interconnection Network for Shared-LI Processor Clusters","author":"rahimi","year":"2011","journal-title":"Proc ACM\/IEEE DATE"},{"key":"ref7","article-title":"Hardware\/software approach for code synchronization in low-power multi-core sensor nodes","author":"braojos","year":"2014","journal-title":"Proc ACM\/IEEE DATE"},{"key":"ref2","first-page":"1","article-title":"Multi-core Embedded Wireless Sensor Networks: Architecture and Applications","author":"munir","year":"2013"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2013.177"},{"journal-title":"World Health Organization [Online","year":"0","key":"ref1"},{"key":"ref20","article-title":"A wavelet tour of signal processing","author":"mallat","year":"1999","journal-title":"Access Online via Elsevier"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.920986"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TBME.2000.880093"},{"key":"ref24","article-title":"9.7 A 0.33 nJ\/b IEEE802. 15.6\/proprietary-MICS\/ISM-band transceiver with scalable data-rate from 11kb\/s to 4.5 Mb\/s for medical applications","author":"vidojkovic","year":"2014","journal-title":"Proceedings of ISSCC"},{"key":"ref23","article-title":"A 1.9 nJ\/b 2.4 GHz multistandard (Bluetooth Low Energy\/Zigbee\/IEEE802. 15.6) transceiver for personal\/body-area networks","author":"liu","year":"2013","journal-title":"Proceedings of ISSCC"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2011034"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2170632"}],"event":{"name":"2014 Conference on Design and Architectures for Signal and Image Processing (DASIP)","start":{"date-parts":[[2014,10,8]]},"location":"Madrid, Spain","end":{"date-parts":[[2014,10,10]]}},"container-title":["Proceedings of the 2014 Conference on Design and Architectures for Signal and Image Processing"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7108513\/7115593\/07115599.pdf?arnumber=7115599","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T19:29:16Z","timestamp":1490383756000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7115599\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,10]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/dasip.2014.7115599","relation":{},"subject":[],"published":{"date-parts":[[2014,10]]}}}