{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T09:33:01Z","timestamp":1729675981081,"version":"3.28.0"},"reference-count":28,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,10]]},"DOI":"10.1109\/dasip.2014.7115604","type":"proceedings-article","created":{"date-parts":[[2015,6,3]],"date-time":"2015-06-03T19:33:14Z","timestamp":1433359994000},"page":"1-8","source":"Crossref","is-referenced-by-count":3,"title":["Hardware realization of an FPGA processor — Operating system call offload and experiences"],"prefix":"10.1109","author":[{"given":"Andreas Erik","family":"Hindborg","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pascal","family":"Schleuniger","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nicklas Bo","family":"Jensen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sven","family":"Karlsson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"2011","journal-title":"ARM AMBA AXI and ACE Protocol Specification","key":"ref10"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/ISCA.1995.524546"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1145\/1186736.1186737"},{"year":"2014","article-title":"Xilinx GCC Repository at Github","key":"ref13"},{"year":"2014","article-title":"Xilinx Newlib Repository at Github","key":"ref14"},{"year":"2011","article-title":"MicroBlaze Processor Reference Guide UG081 v12.0","key":"ref15"},{"year":"2011","article-title":"Nios II Processor Reference Handbook NII5V1–11.0","key":"ref16"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1109\/ICM.2006.373294"},{"year":"2013","article-title":"Latticemico32 processor reference manual v8.1","key":"ref18"},{"key":"ref19","first-page":"61","article-title":"SCOORE: Santa Cruz Out-of-Order RISC engine, FPGA design issues","author":"mesa-martinez","year":"2006","journal-title":"Workshop on Architectural Research Prototyping (WARP) held in conjunction with ISCA-33"},{"doi-asserted-by":"publisher","key":"ref28","DOI":"10.1007\/978-3-319-05960-0_18"},{"year":"2012","journal-title":"Xilinx 7 Series FPGAs Memory Resources User Guide (UG473) v1 7","key":"ref4"},{"key":"ref27","first-page":"74","article-title":"Synthetic aperture radar data processing on an FPGA multi-core system","author":"schleuniger","year":"2013","journal-title":"Architecture of Computing Systems"},{"year":"2008","author":"patterson","journal-title":"Computer Organization and Design The Hardware\/Software Interface","key":"ref3"},{"year":"2013","journal-title":"ZedBoard Hardware User's Guide","key":"ref6"},{"year":"2013","journal-title":"Zynq-7000 All Programmable SoC Technical Reference Manual XILINX","key":"ref5"},{"year":"2013","author":"stallman","article-title":"GNU compiler collection internals, for gcc version 4.9.0","key":"ref8"},{"year":"2014","journal-title":"GNU Binutils Developers GNU Binutils","key":"ref7"},{"year":"2014","author":"schleuniger","article-title":"Performance aspects of syntheizable computing systems","key":"ref2"},{"year":"2014","journal-title":"Newlib Developers Newlib","key":"ref9"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"111","DOI":"10.1007\/978-3-642-28293-5_10","article-title":"Design principles for synthesizable processor cores","volume":"7179","author":"schleuniger","year":"2012","journal-title":"Architecture of Computing Systems ser Lecture Notes"},{"doi-asserted-by":"publisher","key":"ref20","DOI":"10.1145\/1596532.1596540"},{"key":"ref22","first-page":"1","article-title":"Middle-ware based executive for embedded reconfigurable platforms","author":"khiar","year":"2012","journal-title":"Proceedings on the Design and Architectures for Signal and Image Processing"},{"doi-asserted-by":"publisher","key":"ref21","DOI":"10.1109\/FPL.2011.42"},{"doi-asserted-by":"publisher","key":"ref24","DOI":"10.1111\/j.1467-8659.2007.01012.x"},{"key":"ref23","article-title":"On predicated execution","author":"park","year":"1991","journal-title":"Technical Report HPL-91–58 HP Labs Tech Rep"},{"doi-asserted-by":"publisher","key":"ref26","DOI":"10.1145\/567067.567085"},{"doi-asserted-by":"publisher","key":"ref25","DOI":"10.1109\/MICRO.1992.696999"}],"event":{"name":"2014 Conference on Design and Architectures for Signal and Image Processing (DASIP)","start":{"date-parts":[[2014,10,8]]},"location":"Madrid, Spain","end":{"date-parts":[[2014,10,10]]}},"container-title":["Proceedings of the 2014 Conference on Design and Architectures for Signal and Image Processing"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7108513\/7115593\/07115604.pdf?arnumber=7115604","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T12:55:02Z","timestamp":1498222502000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7115604\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,10]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/dasip.2014.7115604","relation":{},"subject":[],"published":{"date-parts":[[2014,10]]}}}