{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T05:48:31Z","timestamp":1729662511463,"version":"3.28.0"},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,10]]},"DOI":"10.1109\/dasip.2014.7115606","type":"proceedings-article","created":{"date-parts":[[2015,6,3]],"date-time":"2015-06-03T15:33:14Z","timestamp":1433345594000},"page":"1-8","source":"Crossref","is-referenced-by-count":0,"title":["Closed-loop adaptive and stochastic prefetch mechanism for data array"],"prefix":"10.1109","author":[{"given":"Lionel","family":"Vincent","sequence":"first","affiliation":[]},{"given":"Stephane","family":"Mancini","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"364","DOI":"10.1145\/325096.325162","article-title":"Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers","author":"jouppi","year":"1990","journal-title":"Computer Architecture 1990 Proceedings 17th Annual International Symposium on"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/12.752653"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346185"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/AHS.2010.5546246"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268840"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278537"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2038922"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-23400-2_31"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798282"},{"key":"ref19","article-title":"Special issue: The first jilp data prefetching championship","volume":"13","year":"2011","journal-title":"Journal of Instruction-Level Parallelism"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/197405.197406"},{"year":"2013","key":"ref3","article-title":"System drivers – 2012 report"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/RSP.2009.20"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1356058.1356079"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/C-M.1978.218016"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/s11390-009-9233-4"},{"journal-title":"ARM Cortex A9 Product Brief","year":"0","key":"ref2"},{"key":"ref1","first-page":"3","article-title":"Memory controllers for high-performance and real-time mpsocs requirements, architectures, and future trends","author":"akesson","year":"2011","journal-title":"Hardware\/Software Codesign and System Synthesis (CODES + ISSS) 2011 Proceedings of the 9th International Conference on"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1992.697004"}],"event":{"name":"2014 Conference on Design and Architectures for Signal and Image Processing (DASIP)","start":{"date-parts":[[2014,10,8]]},"location":"Madrid, Spain","end":{"date-parts":[[2014,10,10]]}},"container-title":["Proceedings of the 2014 Conference on Design and Architectures for Signal and Image Processing"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7108513\/7115593\/07115606.pdf?arnumber=7115606","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T08:55:03Z","timestamp":1498208103000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7115606\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,10]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/dasip.2014.7115606","relation":{},"subject":[],"published":{"date-parts":[[2014,10]]}}}