{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T07:48:44Z","timestamp":1759132124832},"reference-count":22,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,10]]},"DOI":"10.1109\/dasip.2014.7115616","type":"proceedings-article","created":{"date-parts":[[2015,6,3]],"date-time":"2015-06-03T15:33:14Z","timestamp":1433345594000},"page":"1-8","source":"Crossref","is-referenced-by-count":0,"title":["Self-adaptive harris corner detector on heterogeneous many-core processor"],"prefix":"10.1109","author":[{"given":"Johny","family":"Paul","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Walter","family":"Stechele","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ericles","family":"Sousa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vahid","family":"Lari","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Frank","family":"Hannig","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jurgen","family":"Teich","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Manfred","family":"Krohnert","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tamim","family":"Asfour","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/ROBOT.2004.1307969"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/ICHR.2009.5379537"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/CRV.2007.52"},{"key":"ref13","article-title":"Processes and resource management in a scalable many-core OS","author":"klues","year":"2010","journal-title":"HotPar"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/ASAP.2011.6043240"},{"year":"1997","author":"muchnick","article-title":"Advanced Compiler Design and Implementation","key":"ref15"},{"key":"ref16","article-title":"Octopos: A parallel operating system for invasive computing","author":"oechslein","year":"0","journal-title":"EuroSys 2011 Workshop on Systems for Future Multi-Core Architectures (SFMA)"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1007\/978-3-319-04891-8_1"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1109\/IRDS.2002.1041641"},{"key":"ref19","article-title":"Fast sort on CPUs, GPUs and Intel MIC architectures","author":"satish","year":"2010","journal-title":"Intel Labs"},{"key":"ref4","article-title":"GRLIB IP Library User's Manual","author":"gaisler","year":"0","journal-title":"Gaisler Research 2010"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/SAAHPC.2011.29"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1145\/2482767.2482770"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1145\/2584660"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1016\/j.compeleceng.2013.06.005"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.5244\/C.2.23"},{"year":"2011","author":"azad","article-title":"Integrated Vision Toolkit (IVT)","key":"ref2"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/ICHR.2006.321380"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/IROS.2011.6048544"},{"doi-asserted-by":"publisher","key":"ref20","DOI":"10.1145\/2159430.2159440"},{"doi-asserted-by":"publisher","key":"ref22","DOI":"10.1524\/itit.2008.0499"},{"year":"2009","article-title":"CHIPit Platinum Edition - ASIC, ASSp, SoC Verification Platform","key":"ref21"}],"event":{"name":"2014 Conference on Design and Architectures for Signal and Image Processing (DASIP)","start":{"date-parts":[[2014,10,8]]},"location":"Madrid, Spain","end":{"date-parts":[[2014,10,10]]}},"container-title":["Proceedings of the 2014 Conference on Design and Architectures for Signal and Image Processing"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7108513\/7115593\/07115616.pdf?arnumber=7115616","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T16:46:12Z","timestamp":1490373972000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7115616\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,10]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/dasip.2014.7115616","relation":{},"subject":[],"published":{"date-parts":[[2014,10]]}}}