{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T00:52:29Z","timestamp":1729644749002,"version":"3.28.0"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,9]]},"DOI":"10.1109\/dasip.2015.7367249","type":"proceedings-article","created":{"date-parts":[[2016,1,4]],"date-time":"2016-01-04T16:36:40Z","timestamp":1451925400000},"page":"1-7","source":"Crossref","is-referenced-by-count":1,"title":["Fast and accurate power estimation for application-specific instruction set processors using FPGA emulation"],"prefix":"10.1109","author":[{"given":"Sebastian","family":"Hesselbarth","sequence":"first","affiliation":[]},{"given":"Gregor","family":"Schewior","sequence":"additional","affiliation":[]},{"given":"Holger","family":"Blume","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Tensilica Xtensa LX5 customizable DPU datasheet","year":"2013","key":"ref4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2004.1311888"},{"key":"ref6","first-page":"883","article-title":"Accelerating system-on-chip power analysis using hybrid power estimation","author":"ghodrat","year":"2007","journal-title":"Proceedings of the 44th Annual Design Automation Conference Ser DAC '07"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2005.193902"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/PATMOS.2014.6951877"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2392616.2392617"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.5573\/JSTS.2011.11.1.051"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2011.6045463"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"755","DOI":"10.1109\/TCSI.2005.844109","article-title":"Application-specific instruction set processor for SoC implementation of modern signal processing algorithms","volume":"52","author":"liu","year":"2005","journal-title":"Circuits and Systems I Regular Papers IEEE Transactions on"}],"event":{"name":"2015 Conference on Design and Architectures for Signal and Image Processing (DASIP)","start":{"date-parts":[[2015,9,23]]},"location":"Krakow, Poland","end":{"date-parts":[[2015,9,25]]}},"container-title":["2015 Conference on Design and Architectures for Signal and Image Processing (DASIP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7300013\/7367233\/07367249.pdf?arnumber=7367249","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T22:59:27Z","timestamp":1498258767000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7367249\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,9]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/dasip.2015.7367249","relation":{},"subject":[],"published":{"date-parts":[[2015,9]]}}}