{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,11]],"date-time":"2025-09-11T18:45:45Z","timestamp":1757616345970,"version":"3.44.0"},"reference-count":15,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,10]]},"DOI":"10.1109\/dasip48288.2019.9049213","type":"proceedings-article","created":{"date-parts":[[2020,3,31]],"date-time":"2020-03-31T00:44:39Z","timestamp":1585615479000},"page":"7-12","source":"Crossref","is-referenced-by-count":7,"title":["CNN hardware acceleration on a low-power and low-cost APSoC"],"prefix":"10.1109","author":[{"given":"Paolo","family":"Meloni","sequence":"first","affiliation":[{"name":"University of Cagliari,Department of Electrical and Electronic Engineering,Cagliari,Italy,09123"}]},{"given":"Antonio","family":"Garufi","sequence":"additional","affiliation":[{"name":"University of Cagliari,Department of Electrical and Electronic Engineering,Cagliari,Italy,09123"}]},{"given":"Gianfranco","family":"Deriu","sequence":"additional","affiliation":[{"name":"University of Cagliari,Department of Electrical and Electronic Engineering,Cagliari,Italy,09123"}]},{"given":"Marco","family":"Carreras","sequence":"additional","affiliation":[{"name":"University of Cagliari,Department of Electrical and Electronic Engineering,Cagliari,Italy,09123"}]},{"given":"Daniela","family":"Loi","sequence":"additional","affiliation":[{"name":"University of Cagliari,Department of Electrical and Electronic Engineering,Cagliari,Italy,09123"}]}],"member":"263","reference":[{"journal-title":"Zynq-7000 All Programmable SoC Technical Reference Manual","year":"2019","key":"ref10"},{"journal-title":"ARM Computer Library","year":"2019","key":"ref11"},{"journal-title":"AMBA DMA Controller DMA-330 Technical Reference Manual","year":"2019","key":"ref12"},{"journal-title":"Darknet Open source neural networks in c","year":"2019","author":"redmon","key":"ref13"},{"key":"ref14","article-title":"Striving for Simplicity: The All Convolutional Net","author":"springenberg","year":"2014","journal-title":"CoRR abs\/1412 6806"},{"key":"ref15","article-title":"SqueezeNet: AlexNet-level accuracy with 50x fewer parameters and 1MB model size","author":"iandola","year":"2016","journal-title":"CoRR abs\/1602 07360"},{"key":"ref4","first-page":"513","article-title":"DLAU: A Scalable Deep Learning Accelerator Unit on FPGA","volume":"36","author":"wang","year":"2017","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref3","article-title":"Accelerating CNN inference on FPGAs: A Survey","author":"abdelouahab","year":"2018","journal-title":"CoRR abs\/1806 01683"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2017.00090"},{"key":"ref5","first-page":"1","article-title":"A survey of FPGA-based accelerators for convolutional neural networks","author":"mittal","year":"2018","journal-title":"Neural Comput Appl"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3284357"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/PATMOS.2017.8106976"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2018.2890150"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"436","DOI":"10.1038\/nature14539","article-title":"Deep learning","volume":"521","author":"lecun","year":"2015","journal-title":"Nature"},{"journal-title":"Avnet MiniZed","year":"2019","key":"ref9"}],"event":{"name":"2019 Conference on Design and Architectures for Signal and Image Processing (DASIP)","start":{"date-parts":[[2019,10,16]]},"location":"Montreal, QC, Canada","end":{"date-parts":[[2019,10,18]]}},"container-title":["2019 Conference on Design and Architectures for Signal and Image Processing (DASIP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9035666\/9049168\/09049213.pdf?arnumber=9049213","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,5]],"date-time":"2025-09-05T18:15:25Z","timestamp":1757096125000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9049213\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,10]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/dasip48288.2019.9049213","relation":{},"subject":[],"published":{"date-parts":[[2019,10]]}}}