{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T23:59:07Z","timestamp":1725580747821},"reference-count":12,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/date.2003.1253745","type":"proceedings-article","created":{"date-parts":[[2003,12,22]],"date-time":"2003-12-22T12:34:10Z","timestamp":1072096450000},"page":"1064-1068","source":"Crossref","is-referenced-by-count":9,"title":["Reducing power consumption for high-associativity data caches in embedded processors"],"prefix":"10.1109","author":[{"given":"D.","family":"Nicolaescu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Veidenbaum","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Nicolau","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","first-page":"83","article-title":"Mibench: A free, commercially representative embedded benchmark suite","author":"guthaus","year":"2001","journal-title":"IEEE 4th Annual Workshop on Workload Characterization"},{"journal-title":"Simplescalar Tool Set Version 2 0 Technical Report TR-97-1342","year":"1997","author":"burger","key":"2"},{"journal-title":"CACTI 3 0 An integrated cache timing power and area model","year":"0","author":"shivakumar","key":"10"},{"key":"1","first-page":"83","article-title":"Wattch: a framework for architectural-level power analysis and optimizations","author":"brooks","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"journal-title":"The technology behind Crusoe processors","year":"2000","author":"klaiber","key":"7"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/40.755465"},{"journal-title":"Intel Intel XScale Microarchitecture","year":"2001","key":"5"},{"key":"4","first-page":"273","article-title":"Way-predicting set-associative cache for high performance and low energy consumption","author":"inoue","year":"1999","journal-title":"ACM\/IEEE International Symposium on Low Power Electronics and Design"},{"journal-title":"Reducing Power Consumption for High-Associativity Data Caches in Embedded Processors","year":"2002","author":"nicolaescu","key":"9"},{"journal-title":"MPC7450 RISC Microprocessor Family User?s Manual","year":"2001","key":"8"},{"journal-title":"Simultaneous Way-Footprint Prediction and Branch Prediction for Ener Gy Savings in Set-Associative Instruction Caches","year":"0","author":"tang","key":"11"},{"key":"12","doi-asserted-by":"crossref","DOI":"10.1109\/MICRO.2001.991111","article-title":"Direct addressed caches for reduced power consumption","author":"witchel","year":"2001","journal-title":"Proceedings of the 34th Annual International Symposium on Microa Rchitecture (MICRO-34"}],"event":{"name":"6th Design Automation and Test in Europe (DATE 03)","acronym":"DATE-03","location":"Munich, Germany"},"container-title":["2003 Design, Automation and Test in Europe Conference and Exhibition"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8443\/26600\/01253745.pdf?arnumber=1253745","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,6,13]],"date-time":"2021-06-13T12:27:18Z","timestamp":1623587238000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1253745\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/date.2003.1253745","relation":{},"subject":[]}}