{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T18:32:28Z","timestamp":1729621948974,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/date.2004.1268821","type":"proceedings-article","created":{"date-parts":[[2004,5,25]],"date-time":"2004-05-25T16:11:16Z","timestamp":1085501476000},"page":"16-21","source":"Crossref","is-referenced-by-count":1,"title":["Value-conscious cache: simple technique for reducing cache access power"],"prefix":"10.1109","author":[{"family":"Yen-Jen Chang","sequence":"first","affiliation":[]},{"family":"Chia-Lin Yang","sequence":"additional","affiliation":[]},{"family":"Feipei Lai","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/4.245590"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1996.488576"},{"key":"10","doi-asserted-by":"crossref","first-page":"273","DOI":"10.1145\/313817.313948","article-title":"Way-predicting set-associative cache for high performance and low energy consumption","author":"inoue","year":"1999","journal-title":"Proceedings 1999 International Symposium on Low Power Electronics and Design (Cat No 99TH8477) LPE"},{"key":"1","first-page":"119","article-title":"Internal organization of the alpha 21164, a 300-mhz 64-bit quad-issue cmos risc microprocessor","volume":"7","author":"edmondson","year":"1995","journal-title":"Digital Technical Journal"},{"key":"7","doi-asserted-by":"crossref","first-page":"214","DOI":"10.1109\/MICRO.2000.898072","article-title":"Dynamic zero compression for cache energy reduction","volume":"33","author":"villa","year":"2000","journal-title":"Proc of 33rd International Symposium on Microarchitecture Micro"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/SBCCI.2000.876058"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/4.726555"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.1994.573217"},{"key":"9","article-title":"Cacti 3. 0: An integrated cache timing, power, and Area Model","author":"shivakumar","year":"0","journal-title":"COMPAQ WRL Research Report 2001\/2"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052809"},{"key":"11","doi-asserted-by":"crossref","first-page":"13","DOI":"10.1145\/268806.268810","article-title":"The simplescalar tool set, version 2","volume":"25","author":"burger","year":"1997","journal-title":"Computer Architecture News"}],"event":{"name":"Design, Automation and Test in Europe Conference and Exhibition","acronym":"DATE-04","location":"Paris, France"},"container-title":["Proceedings. Design, Automation and Test in Europe Conference and Exhibition"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8959\/28390\/01268821.pdf?arnumber=1268821","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T03:32:17Z","timestamp":1497583937000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1268821\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/date.2004.1268821","relation":{},"subject":[]}}