{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T14:58:04Z","timestamp":1730213884541,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/date.2004.1268825","type":"proceedings-article","created":{"date-parts":[[2004,6,21]],"date-time":"2004-06-21T17:52:40Z","timestamp":1087840360000},"page":"42-47","source":"Crossref","is-referenced-by-count":0,"title":["Improved symoblic simulation by dynamic funtional space partitioning [symoblic read symbolic] [funtional read functional]"],"prefix":"10.1109","author":[{"family":"Tao Feng","sequence":"first","affiliation":[]},{"given":"L.-C.","family":"Wang","sequence":"additional","affiliation":[]},{"family":"Kwang-Ting Cheng","sequence":"additional","affiliation":[]},{"given":"A.C.-C.","family":"Lin","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","article-title":"Formal verifi cation using parametric representations of boolean constraints","author":"mark","year":"1999","journal-title":"26th ACM\/IEEE Design Automation Conference"},{"key":"2","article-title":"Formal hardware verifi cation with bdds: An introduction","author":"hu","year":"1997","journal-title":"IEEE Pacifi C Rim Conference on Communications Computers and Signal Processing"},{"key":"10","article-title":"Practical modeling examples-hdl chip design","volume":"12","author":"smith","year":"1996","journal-title":"Doone Publication"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/136035.136043"},{"key":"7","article-title":"Digital systems design with vhdl and synthesis an integrated approach","author":"chang","year":"1999","journal-title":"IEEE Computer Society Press"},{"key":"6","article-title":"Kwang-ting cheng improved symbolic simulation by functional space Decomposition","author":"feng","year":"2004","journal-title":"Proc Asia and South Pacific Design Automation Conference"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/12.73590"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1996.569909"},{"key":"9","article-title":"Bryant verifi cation of floating point adders","author":"chen","year":"1998","journal-title":"Proceeding of International Conference of Computer Aided Verifi Cation"},{"key":"8","article-title":"Kwang-ting cheng etc enhanced symbolic simulation for effi cient verifi cation of Embedded Array Systems","author":"feng","year":"2003","journal-title":"Proc Asia and South Pacific Design Automation Conference"}],"event":{"name":". Design, Automation and Test in Europe Conference and Exhibition","acronym":"DATE-04","location":"Paris, France"},"container-title":["Proceedings Design, Automation and Test in Europe Conference and Exhibition"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8959\/28390\/01268825.pdf?arnumber=1268825","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T12:54:03Z","timestamp":1489409643000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1268825\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/date.2004.1268825","relation":{},"subject":[]}}