{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,26]],"date-time":"2025-10-26T13:59:36Z","timestamp":1761487176420},"reference-count":18,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/date.2004.1268836","type":"proceedings-article","created":{"date-parts":[[2004,6,21]],"date-time":"2004-06-21T21:52:40Z","timestamp":1087854760000},"page":"114-119","source":"Crossref","is-referenced-by-count":23,"title":["Loop shifting and compaction for the high-level synthesis of designs with complex control flow"],"prefix":"10.1109","author":[{"given":"S.","family":"Gupta","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"N.","family":"Dutt","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Gupta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Nicolau","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/71.127258"},{"journal-title":"GNU Image Manipulation Program","year":"0","key":"18"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1998.724449"},{"key":"16","article-title":"Analysis of conditional resource sharing using a guard-based control representation","author":"radivojevic","year":"1995","journal-title":"International Conference on Computer Design"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1995.470346"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/GLSV.1997.580532"},{"key":"11","doi-asserted-by":"crossref","first-page":"566","DOI":"10.1145\/157485.165042","article-title":"rotation scheduling: a loop pipelining algorithm","author":"chao","year":"1993","journal-title":"30th ACM\/IEEE Design Automation Conference"},{"key":"12","article-title":"Loop optimization in register-transfer scheduling for dsp-systems","author":"potasman","year":"1990","journal-title":"Design Automation Conference"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/500001.500040"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1992.227852"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2003.1183177"},{"key":"10","article-title":"Loop winding-A data ifiw approach to functional pipelining","author":"girczyc","year":"1987","journal-title":"IEEE Int Symp Circuits and Systems"},{"key":"7","article-title":"An effi cient, global resource-directed approach to exploiting instruction-level parallelism","author":"novack","year":"1996","journal-title":"Conference on PACT"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/53990.54022"},{"key":"5","article-title":"Perfect pipelining: A new loop parallelization technique","author":"aiken","year":"1988","journal-title":"Proc European Symp Programming"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/1014192.802449"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1990.151426"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/71.476167"}],"event":{"name":". Design, Automation and Test in Europe Conference and Exhibition","acronym":"DATE-04","location":"Paris, France"},"container-title":["Proceedings Design, Automation and Test in Europe Conference and Exhibition"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8959\/28390\/01268836.pdf?arnumber=1268836","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T08:12:14Z","timestamp":1497600734000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1268836\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/date.2004.1268836","relation":{},"subject":[]}}