{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T18:13:01Z","timestamp":1775067181824,"version":"3.50.1"},"reference-count":14,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/date.2004.1268840","type":"proceedings-article","created":{"date-parts":[[2004,6,21]],"date-time":"2004-06-21T21:52:40Z","timestamp":1087854760000},"page":"142-147","source":"Crossref","is-referenced-by-count":19,"title":["A self-tuning cache architecture for embedded systems"],"prefix":"10.1109","author":[{"family":"Chuanjun Zhang","sequence":"first","affiliation":[]},{"given":"F.","family":"Vahid","sequence":"additional","affiliation":[]},{"given":"R.","family":"Lysecky","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"13","article-title":"Energy benefits of a configurable line size cache for embedded systems","author":"zhang","year":"2003","journal-title":"International Symposium on VLSI Design"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859635"},{"key":"11","article-title":"Low power design techniques for microprocessors","author":"segars","year":"2001","journal-title":"IEEE International Solid-State Circuits Conference Tutorial"},{"key":"12","year":"0"},{"key":"3","author":"burger","year":"1997","journal-title":"The SimpleScalar Tool Set"},{"key":"2","article-title":"Memory hierarchy reconfiguration for energy and performance in general-purpose processor architectures","author":"balasubramonian","year":"2000","journal-title":"Proceedings of the 31st International Symposium on Microarchitecture"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/305138.305188"},{"key":"1","article-title":"Selective cache way: On-demand cache resource allocation","author":"albonesi","year":"2000","journal-title":"Journal of Instruction Level Parallelism"},{"key":"7","year":"2003"},{"key":"6","doi-asserted-by":"crossref","first-page":"241","DOI":"10.1145\/344166.344610","article-title":"a low power unified cache architecture providing power and performance flexibility","author":"malik","year":"2000","journal-title":"ISLPED 00 the 2000 International Symposium on Low Power Electronics and Design (Cat No 00TH8514) LPE-00"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645830"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.804107"},{"key":"9","article-title":"Cacti2. 0: An integrated cache timing and power model","author":"reinmann","year":"1999","journal-title":"COMPAQ Western Research Lab"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2001.991105"}],"event":{"name":". Design, Automation and Test in Europe Conference and Exhibition","location":"Paris, France","acronym":"DATE-04"},"container-title":["Proceedings Design, Automation and Test in Europe Conference and Exhibition"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8959\/28390\/01268840.pdf?arnumber=1268840","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,6,3]],"date-time":"2018-06-03T12:39:05Z","timestamp":1528029545000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1268840\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/date.2004.1268840","relation":{},"subject":[]}}