{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T15:12:11Z","timestamp":1725721931903},"reference-count":7,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/date.2004.1268843","type":"proceedings-article","created":{"date-parts":[[2004,6,21]],"date-time":"2004-06-21T21:52:40Z","timestamp":1087854760000},"page":"162-167","source":"Crossref","is-referenced-by-count":18,"title":["Cost-efficient block verification for a UMTS up-link chip-rate coprocessor"],"prefix":"10.1109","author":[{"given":"K.","family":"Winkelmann","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.-J.","family":"Trylus","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Stoffel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.","family":"Fey","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Using Symmetry for Problem Reduction in Bounded Model Checking on the Register-Transfer Level","year":"2001","author":"brinkmann","key":"3"},{"journal-title":"Formale Verifikation fu?r Nicht-formalisten","year":"2001","author":"bormann","key":"2"},{"key":"1","first-page":"193","author":"biere","year":"1999","journal-title":"Symbolic Model Checking Without BDDs"},{"key":"7","first-page":"183","author":"stoffel","year":"2001","journal-title":"Verification of Integer Multipliers on the Arithmetic Bit Level"},{"journal-title":"Formal Verification on the RT Level-Computing One-To-One Design Abstractions by Signal Width Reduction","year":"2001","author":"johannsen","key":"6"},{"key":"5","first-page":"123","author":"johannsen","year":"2001","journal-title":"Reducing Bitvector Satisfiability Problems to Scale Down Design Sizes for RTL Property Checking Proceedings HLDVT'01"},{"key":"4","first-page":"373","author":"johannsen","year":"2001","journal-title":"Booster Speeding Up RTL Property Checking of Digital Designs by Word-Level Abstraction"}],"event":{"name":". Design, Automation and Test in Europe Conference and Exhibition","acronym":"DATE-04","location":"Paris, France"},"container-title":["Proceedings Design, Automation and Test in Europe Conference and Exhibition"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8959\/28390\/01268843.pdf?arnumber=1268843","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T01:15:29Z","timestamp":1489454129000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1268843\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/date.2004.1268843","relation":{},"subject":[]}}