{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,24]],"date-time":"2025-03-24T06:43:39Z","timestamp":1742798619233,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/date.2004.1268867","type":"proceedings-article","created":{"date-parts":[[2004,6,21]],"date-time":"2004-06-21T17:52:40Z","timestamp":1087840360000},"page":"318-323","source":"Crossref","is-referenced-by-count":13,"title":["Time-energy design space exploration for multi-layer memory architectures"],"prefix":"10.1109","author":[{"given":"R.","family":"Szymanek","sequence":"first","affiliation":[]},{"given":"F.","family":"Catthoor","sequence":"additional","affiliation":[]},{"given":"K.","family":"Kuchcinski","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012697"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/ISSS.1997.621678"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/375977.375978"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/43.681260"},{"journal-title":"SDRAM Power Model","year":"0","key":"11"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1999.810697"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1988.639264"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/335043.335044"},{"key":"1","article-title":"Fast design space exploration through validity and quality fi ltering of subsystems designs","author":"abraham","year":"2000","journal-title":"Technical Report in Hewlett-Packard Laboratories"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/785411.785416"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012714"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-2849-1"},{"key":"5","article-title":"Systematic cycle budget versus system power trade-off: A new perspective on system exploration of real-time data dominated applications","author":"brockmeyer","year":"2000","journal-title":"Proc of IEEE International Symposium on Low Power Design"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253746"},{"key":"9","first-page":"149","article-title":"High-level synthesis with SDRAMs and RAMBUS DRAMs","volume":"6","author":"khare","year":"2001","journal-title":"IEICE Trans on Fundam Electron Commun Comput Sci"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1997.597187"}],"event":{"name":". Design, Automation and Test in Europe Conference and Exhibition","acronym":"DATE-04","location":"Paris, France"},"container-title":["Proceedings Design, Automation and Test in Europe Conference and Exhibition"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8959\/28390\/01268867.pdf?arnumber=1268867","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T21:39:43Z","timestamp":1489441183000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1268867\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/date.2004.1268867","relation":{},"subject":[]}}