{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:58:48Z","timestamp":1759147128888,"version":"3.30.2"},"reference-count":20,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/date.2004.1268878","type":"proceedings-article","created":{"date-parts":[[2004,6,21]],"date-time":"2004-06-21T21:52:40Z","timestamp":1087854760000},"page":"390-395","source":"Crossref","is-referenced-by-count":11,"title":["Synchronous protocol automata: a framework for modelling and verification of SoC communication architectures"],"prefix":"10.1109","author":[{"given":"V.","family":"D'silva","sequence":"first","affiliation":[]},{"given":"S.","family":"Ramesh","sequence":"additional","affiliation":[]},{"given":"A.","family":"Sowmya","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253709"},{"key":"17","article-title":"Convertibility verification and converter synthesis: Two faces of the same coin","author":"passerone","year":"2002","journal-title":"Int Conf Oncomputer-Aided Design"},{"key":"18","article-title":"Interface synthesis: Issues and approaches","author":"rajawat","year":"2000","journal-title":"Proc 13th Int l Conf VLSI Design"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/41840.41852"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1007\/BFb0084815"},{"journal-title":"32-Bit Processor Local Bus Architecture Specifications","year":"0","key":"13"},{"journal-title":"Open Core Protocol Specification","year":"2001","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337384"},{"key":"12","article-title":"Synchronous observers and the verification of reactive systems","author":"halbwachs","year":"1993","journal-title":"Algebraic Methodology and Software Technology"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337526"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2008.34"},{"journal-title":"Advanced Micro-controller Bus Architecture Specification","year":"1999","key":"2"},{"year":"0","author":"alliance","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2004.1260923"},{"key":"7","article-title":"Verifying ipcore based system-on-chip design","author":"chauhan","year":"1999","journal-title":"IEEE ASIC"},{"key":"6","article-title":"Interface synthesis: A vertical slice from digital logic to softwarecomponents","author":"borriello","year":"1998","journal-title":"Int'l Conf Ofcomputer-Aided Design"},{"key":"5","doi-asserted-by":"crossref","DOI":"10.7551\/mitpress\/5641.003.0021","article-title":"The foundations of esterel","author":"berry","year":"2000","journal-title":"Proof Language and Interaction Essays in Honour of Robin Milner"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1007\/BF02811340"},{"key":"9","article-title":"Automated interface synthesis","author":"d'silva","year":"2003","journal-title":"School Ofcomputer Sci and Eng Technical Report 0325"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/503209.503226"}],"event":{"name":". Design, Automation and Test in Europe Conference and Exhibition","acronym":"DATE-04","location":"Paris, France"},"container-title":["Proceedings Design, Automation and Test in Europe Conference and Exhibition"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8959\/28390\/01268878.pdf?arnumber=1268878","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,17]],"date-time":"2024-12-17T16:59:04Z","timestamp":1734454744000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1268878\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/date.2004.1268878","relation":{},"subject":[]}}