{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T14:58:14Z","timestamp":1730213894889,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/date.2004.1268880","type":"proceedings-article","created":{"date-parts":[[2004,6,21]],"date-time":"2004-06-21T17:52:40Z","timestamp":1087840360000},"page":"404-409","source":"Crossref","is-referenced-by-count":13,"title":["Scan power minimization through stimulus and response transformations"],"prefix":"10.1109","author":[{"given":"O.","family":"Sinanoglu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Orailoglu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Introduction to Matrixcomputations","year":"1973","author":"stewart","key":"15"},{"key":"16","first-page":"12","author":"lee","year":"0","journal-title":"On the Generation of Test Patterns Forcombinational Circuits"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1270887"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2003.1240953"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041838"},{"key":"12","first-page":"457","article-title":"Reducing average and peak test power through scan chain modification","volume":"19","author":"sinanoglu","year":"2003","journal-title":"JETTA"},{"key":"3","first-page":"315","article-title":"An input control technique for power reduction in scan circuits during test application","author":"huang","year":"1999","journal-title":"ATS"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2002.1173510"},{"key":"1","first-page":"85","article-title":"Minimized power consumption for scan based BIST","author":"wunderlich","year":"1999","journal-title":"ITC"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2002.1011129"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/43.736572"},{"key":"6","first-page":"306","article-title":"A modified clock scheme for a low power BIST test pattern generator","author":"bonhomme","year":"2001","journal-title":"VTS"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894297"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20000537"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2001.923456"},{"key":"8","first-page":"35","article-title":"Adapting scan architectures for low power operation","author":"sankaralingam","year":"2000","journal-title":"VTS"}],"event":{"name":". Design, Automation and Test in Europe Conference and Exhibition","acronym":"DATE-04","location":"Paris, France"},"container-title":["Proceedings Design, Automation and Test in Europe Conference and Exhibition"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8959\/28390\/01268880.pdf?arnumber=1268880","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T12:39:29Z","timestamp":1489408769000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1268880\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/date.2004.1268880","relation":{},"subject":[]}}