{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T14:58:16Z","timestamp":1730213896309,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/date.2004.1268884","type":"proceedings-article","created":{"date-parts":[[2004,6,21]],"date-time":"2004-06-21T17:52:40Z","timestamp":1087840360000},"page":"428-433","source":"Crossref","is-referenced-by-count":1,"title":["An arithmetic structure for test data horizontal compression"],"prefix":"10.1109","author":[{"given":"M.-L.","family":"Flottes","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Poirier","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"B.","family":"Rouzeyre","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"13","first-page":"15","article-title":"Configuring Arithmetic pattern generators and responsecompactors from the RT-module of a Circuit","volume":"98","author":"mayer","year":"0","journal-title":"Proc ATS"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/DELTA.2004.10018"},{"key":"11","first-page":"748","author":"barnhart","year":"0","journal-title":"OPMISR The Foundation Forcompressed ATPG Vectors"},{"key":"12","first-page":"291","author":"liang","year":"0","journal-title":"Twodimensional Test Datacompression for Scan-based Deterministic BIST"},{"key":"3","first-page":"114","author":"jas","year":"0","journal-title":"Scan Vectorcompression\/decompression Using Statistical Coding"},{"key":"2","first-page":"54","author":"el-maleh","year":"0","journal-title":"A Geometricprimitives-basedcompression Scheme for Testing System-onchip"},{"key":"1","first-page":"113","author":"chandra","year":"0","journal-title":"Test Datacompression for System-on-chip Using Golomb Codes"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041773"},{"key":"7","first-page":"341","article-title":"On reducing test data volume and test application time for multiple scan chain designs","author":"tang","year":"0","journal-title":"ETW'03"},{"key":"6","first-page":"151","author":"orailoglu","year":"0","journal-title":"Test Volume Application Time Reduction Through Scan Chain Concealment"},{"key":"5","first-page":"778","author":"hellebrand","year":"0","journal-title":"A Mixed Mode BIST Scheme Based on Reseeding of Folding Counters"},{"key":"4","first-page":"115","author":"das","year":"0","journal-title":"Reducing Test Data Volume Using External\/LBIST Hybrid Test Patterns"},{"key":"9","first-page":"412","author":"dorsch","year":"0","journal-title":"Accumulator Based Deterministic BIST"},{"key":"8","first-page":"73","author":"jas","year":"0","journal-title":"Virtual Scan Chain A Means for Reducing Scan Length in Cores"}],"event":{"name":". Design, Automation and Test in Europe Conference and Exhibition","acronym":"DATE-04","location":"Paris, France"},"container-title":["Proceedings Design, Automation and Test in Europe Conference and Exhibition"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8959\/28390\/01268884.pdf?arnumber=1268884","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T12:46:37Z","timestamp":1489409197000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1268884\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/date.2004.1268884","relation":{},"subject":[]}}