{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,20]],"date-time":"2026-02-20T18:55:51Z","timestamp":1771613751195,"version":"3.50.1"},"reference-count":11,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/date.2004.1268890","type":"proceedings-article","created":{"date-parts":[[2004,5,25]],"date-time":"2004-05-25T20:11:16Z","timestamp":1085515876000},"page":"468-473","source":"Crossref","is-referenced-by-count":14,"title":["Exploring logic block granularity for regular fabrics"],"prefix":"10.1109","author":[{"given":"A.","family":"Koorapaty","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V.","family":"Kheterpal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Gopalakrishnan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Fu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L.","family":"Pileggi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","article-title":"The effect of lut and cluster size on deep-submicron fpga performance and density","author":"ahmed","year":"2000","journal-title":"ACM International Symposium on FPGAs"},{"key":"2","year":"0"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2003.1219125"},{"key":"1","year":"0"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253761"},{"key":"6","author":"koorapaty","year":"2003","journal-title":"Modular Fabric-specific Synthesis and Heterogeneous Logic Block Architectures for Regular Fabrics"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/43.273754"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"9","article-title":"A via patterned gate array (vpga)","author":"pileggi","year":"2002","journal-title":"Technical Report Series Center for Silicon System Implementation"},{"key":"8","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-540-45234-8_42","article-title":"Heterogeneous logic block architectures for via-patterned programmable fabrics","author":"koorapaty","year":"2003","journal-title":"Int Conf on Field Programmable Logic and Applications"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2003.1249358"}],"event":{"name":"Design, Automation and Test in Europe Conference and Exhibition","location":"Paris, France","acronym":"DATE-04"},"container-title":["Proceedings. Design, Automation and Test in Europe Conference and Exhibition"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8959\/28390\/01268890.pdf?arnumber=1268890","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T07:32:18Z","timestamp":1497598338000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1268890\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/date.2004.1268890","relation":{},"subject":[]}}