{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T07:46:30Z","timestamp":1759131990666,"version":"3.28.0"},"reference-count":33,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/date.2004.1268892","type":"proceedings-article","created":{"date-parts":[[2004,6,21]],"date-time":"2004-06-21T17:52:40Z","timestamp":1087840360000},"page":"480-485","source":"Crossref","is-referenced-by-count":29,"title":["A configurable logic architecture for dynamic hardware\/software partitioning"],"prefix":"10.1109","author":[{"given":"R.","family":"Lysecky","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"F.","family":"Vahid","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008189221436"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1997.597233"},{"key":"18","article-title":"The technology behind crusoe processors","author":"klaiber","year":"2000","journal-title":"Transmeta Corporation White Paper"},{"journal-title":"Xilinx Inc","year":"2003","key":"33"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.781296"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/HSC.1998.666233"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1997.624608"},{"key":"14","article-title":"A MIPS processor with a reconfigurable coprocessor","author":"hauser","year":"1997","journal-title":"Proc IEEE Symposium on FPGAs for Custom Computing Machines (FCCM)"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/92.661251"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/2.825696"},{"journal-title":"On-chip Logic Minimization","year":"2003","author":"lysecky","key":"21"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/CODESS.2003.1275268"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/92.820764"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/4.121549"},{"key":"24","article-title":"Dynamic reconfiguration in mobile systems","author":"smit","year":"2002","journal-title":"Proc FPL"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2003.1219003"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1047742"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2002.1167529"},{"journal-title":"Tensilica Inc","year":"2003","key":"28"},{"journal-title":"Triscend Corp","year":"2003","key":"29"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/349299.349303"},{"journal-title":"Atmel Corp","year":"2003","key":"2"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/54.245964"},{"journal-title":"Altera Corp","year":"2003","key":"1"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1145\/502217.502235"},{"key":"7","article-title":"Preliminary experiences with the use of the uqbt binary translation framework","author":"cifuentes","year":"1999","journal-title":"Proceedings of the Workshop on Binary Translation"},{"journal-title":"The design of an sram-based field-programmable gate array part i Architecture","year":"1999","author":"chow","key":"6"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1995.477415"},{"key":"5","volume":"25","author":"burger","year":"1997","journal-title":"The SimpleScalar tool set version 2 0"},{"key":"31","article-title":"An energy conscious methodology for early design space exploration of heterogeneous dsps","author":"wan","year":"0","journal-title":"Proc ISSS Custom Integrated Circuits Conference (CICC)"},{"key":"4","first-page":"62","author":"balboni","year":"1996","journal-title":"Partitioning and Exploration in the TOSCA Co-Design Flow"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008857008151"},{"journal-title":"Critical Blue","year":"2003","key":"8"}],"event":{"name":". Design, Automation and Test in Europe Conference and Exhibition","acronym":"DATE-04","location":"Paris, France"},"container-title":["Proceedings Design, Automation and Test in Europe Conference and Exhibition"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8959\/28390\/01268892.pdf?arnumber=1268892","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T12:54:05Z","timestamp":1489409645000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1268892\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":33,"URL":"https:\/\/doi.org\/10.1109\/date.2004.1268892","relation":{},"subject":[]}}