{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T14:58:18Z","timestamp":1730213898854,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/date.2004.1268893","type":"proceedings-article","created":{"date-parts":[[2004,6,21]],"date-time":"2004-06-21T21:52:40Z","timestamp":1087854760000},"page":"486-493","source":"Crossref","is-referenced-by-count":8,"title":["Configuration-sensitive process scheduling for FPGA-based computing platforms"],"prefix":"10.1109","author":[{"given":"G.","family":"Chen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Kandemir","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"U.","family":"Sezer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"13","article-title":"The development of an operating system for reconfigurablecomputing","author":"wigley","year":"2001","journal-title":"IEEE Symposium on FPGAs for Custom Computing Machines"},{"journal-title":"Virtex-II Family","year":"0","key":"11"},{"journal-title":"Online Scheduling for Blockpartitioned Reconfigurable Devices","year":"2003","author":"walder","key":"12"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/508352.508353"},{"key":"2","first-page":"327","author":"brebner","year":"1996","journal-title":"A Virtual Hardware Operating System for the Xilinx XC6200"},{"key":"10","first-page":"22","article-title":"Configuration cache management techniques for FPGAs","author":"li","year":"2000","journal-title":"IEEE Symposium on FPGAs for Custom Computing Machines"},{"key":"1","first-page":"44","article-title":"A reconfigurablecomputing primer","author":"barr","year":"1998","journal-title":"Multimedia Systems Design"},{"key":"7","article-title":"Pipe rench a reconfigurable architecture andcompiler","volume":"33","author":"goldstein","year":"2000","journal-title":"IEEEComputer"},{"key":"6","first-page":"379","author":"el gindy","year":"2000","journal-title":"Task Rearrangement on Partially Reconfigurable FPGAs with Restricted Buffer"},{"journal-title":"Runtimecompaction of FPGA Designs","year":"1997","author":"diessel","key":"5"},{"journal-title":"A Web-based Multi-user Operating System for Reconfigurablecomputing","year":"1999","author":"diessel","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/275107.275121"},{"journal-title":"SPACE2 As A Reconfigurable Stream Processor","year":"1998","author":"gunther","key":"8"}],"event":{"name":". Design, Automation and Test in Europe Conference and Exhibition","acronym":"DATE-04","location":"Paris, France"},"container-title":["Proceedings Design, Automation and Test in Europe Conference and Exhibition"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8959\/28390\/01268893.pdf?arnumber=1268893","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T16:54:07Z","timestamp":1489424047000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1268893\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/date.2004.1268893","relation":{},"subject":[]}}