{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T14:58:19Z","timestamp":1730213899209,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/date.2004.1268895","type":"proceedings-article","created":{"date-parts":[[2004,6,21]],"date-time":"2004-06-21T17:52:40Z","timestamp":1087840360000},"page":"500-505","source":"Crossref","is-referenced-by-count":7,"title":["A scalable ODC-based algorithm for RTL insertion of gated clocks"],"prefix":"10.1109","author":[{"given":"P.","family":"Babighian","sequence":"first","affiliation":[]},{"given":"L.","family":"Benini","sequence":"additional","affiliation":[]},{"given":"E.","family":"Macii","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/343647.343873"},{"key":"11","first-page":"56","author":"lakshminarayana","year":"1999","journal-title":"Common-Casecomputation A High-Level l'Ecruque for Power and Performance Optimization"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/4.748193"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1996.494361"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1007\/b101914"},{"journal-title":"Dynamic Power Management Dc-sign Techniques and CAD Tools","year":"1997","author":"flenini","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/323480.323482"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/92.335011"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/43.503933"},{"journal-title":"Logic Syntesis and Verification","year":"2001","author":"flassoun","key":"5"},{"key":"4","first-page":"176","volume":"181","author":"stan","year":"1999","journal-title":"Challenges in Clock Gating for A Low Power ASIC' Methodology"},{"key":"9","first-page":"184","volume":"191","author":"theeuven","year":"1996","journal-title":"Power Reduction Through Clock Gating by Symbolic Manipulation in Symposium on Logic and Architecture Design"},{"key":"8","first-page":"131","author":"onishi","year":"1997","journal-title":"A Method of Redundant Locking Detection and Power Reduction at RT Level Design"}],"event":{"name":". Design, Automation and Test in Europe Conference and Exhibition","acronym":"DATE-04","location":"Paris, France"},"container-title":["Proceedings Design, Automation and Test in Europe Conference and Exhibition"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8959\/28390\/01268895.pdf?arnumber=1268895","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T21:59:57Z","timestamp":1489442397000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1268895\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/date.2004.1268895","relation":{},"subject":[]}}