{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T05:34:24Z","timestamp":1729661664431,"version":"3.28.0"},"reference-count":8,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/date.2004.1268906","type":"proceedings-article","created":{"date-parts":[[2004,5,25]],"date-time":"2004-05-25T16:11:16Z","timestamp":1085501476000},"page":"570-575","source":"Crossref","is-referenced-by-count":3,"title":["Extraction of schematic array models for memory circuits"],"prefix":"10.1109","author":[{"given":"S.","family":"Bose","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Nandi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1991.185273"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/43.55209"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1987.1270309"},{"journal-title":"Design and Analysis of Computer Algorzthms","year":"1974","author":"aho","key":"7"},{"key":"6","first-page":"1011","article-title":"Using verilog simulation libraries for atpg","author":"wohi","year":"1999","journal-title":"Proc International Test Conf"},{"journal-title":"Efficient Modeling of Memory Arrays in Symbolic Ternary Simulation \" in First International Conference on Tools and Algorithms for the Construction and Analysis of Systems","year":"1998","author":"velev","key":"5"},{"key":"4","first-page":"918","volume":"18","author":"pandey","year":"1999","journal-title":"Exploiting symmetry when verifying transistor-level circuits by symbolic trajectory evaluation"},{"key":"8","doi-asserted-by":"crossref","first-page":"424","DOI":"10.1145\/74382.74453","article-title":"differential fault simulation - a fast method using minimal memory","author":"cheng","year":"1989","journal-title":"26th ACM\/IEEE Design Automation Conference"}],"event":{"name":"Design, Automation and Test in Europe Conference and Exhibition","acronym":"DATE-04","location":"Paris, France"},"container-title":["Proceedings. Design, Automation and Test in Europe Conference and Exhibition"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8959\/28390\/01268906.pdf?arnumber=1268906","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T03:32:18Z","timestamp":1497583938000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1268906\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/date.2004.1268906","relation":{},"subject":[]}}