{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T10:49:07Z","timestamp":1725792547634},"reference-count":14,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/date.2004.1268909","type":"proceedings-article","created":{"date-parts":[[2004,6,21]],"date-time":"2004-06-21T21:52:40Z","timestamp":1087854760000},"page":"590-595","source":"Crossref","is-referenced-by-count":25,"title":["Early SEU fault injection in digital, analog and mixed signal circuits: a global flow"],"prefix":"10.1109","author":[{"given":"R.","family":"Leveugle","sequence":"first","affiliation":[]},{"given":"A.","family":"Ammari","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"publisher","DOI":"10.1007\/BF00713978"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/4.121546"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1023\/A:1025178014797"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.1982.4336490"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998398"},{"key":"2","first-page":"117","article-title":"Bit-flip injection in processorbased architectures: A case study","author":"cardarilli","year":"2002","journal-title":"8th IEEE International On-Line Testing workshop Isle of Bendor"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998396"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998491"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2000.887182"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1994.315656"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2001.966775"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/OLT.2000.856614"},{"key":"9","first-page":"347","article-title":"Reliability enhancement of analog-todigital converters (ADCs)","author":"singh","year":"2001","journal-title":"IEEE Int Symp Defect Fault Tolerance VLSI Systems"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2001.966777"}],"event":{"name":". Design, Automation and Test in Europe Conference and Exhibition","acronym":"DATE-04","location":"Paris, France"},"container-title":["Proceedings Design, Automation and Test in Europe Conference and Exhibition"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8959\/28390\/01268909.pdf?arnumber=1268909","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T01:08:35Z","timestamp":1489453715000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1268909\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/date.2004.1268909","relation":{},"subject":[]}}