{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,19]],"date-time":"2025-11-19T06:46:23Z","timestamp":1763534783315,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/date.2004.1268911","type":"proceedings-article","created":{"date-parts":[[2004,6,21]],"date-time":"2004-06-21T21:52:40Z","timestamp":1087854760000},"page":"604-609","source":"Crossref","is-referenced-by-count":40,"title":["Fast, layout-inclusive analog circuit synthesis using pre-compiled parasitic-aware symbolic performance models"],"prefix":"10.1109","author":[{"given":"M.","family":"Ranjan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"W.","family":"Verhaegen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Agarwal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.","family":"Sampath","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Vemuri","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.","family":"Gielen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.1999.761156"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1997.639612"},{"journal-title":"Design of Analog CMOS Integrated Circuits","year":"2001","author":"razavi","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378384"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1985.1585954"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2001.968647"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2000.840015"},{"key":"1","first-page":"12","article-title":"Computer-aided design of analog and mixed-signal integrated circuits","volume":"88","author":"gielen","year":"1825","journal-title":"Proc IEEE"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-3962-9"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/43.930996"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.806600"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/43.905672"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2001.968600"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/4.102664"},{"key":"8","article-title":"Msl: A high-level language for parameterized analog and mixed signal layout generators","author":"sampath","year":"2003","journal-title":"12th Intl IFIP VLSI Conf"}],"event":{"name":". Design, Automation and Test in Europe Conference and Exhibition","acronym":"DATE-04","location":"Paris, France"},"container-title":["Proceedings Design, Automation and Test in Europe Conference and Exhibition"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8959\/28390\/01268911.pdf?arnumber=1268911","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T01:01:59Z","timestamp":1489453319000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1268911\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/date.2004.1268911","relation":{},"subject":[]}}