{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,5]],"date-time":"2026-04-05T07:01:38Z","timestamp":1775372498581,"version":"3.50.1"},"reference-count":14,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/date.2004.1268921","type":"proceedings-article","created":{"date-parts":[[2004,6,21]],"date-time":"2004-06-21T17:52:40Z","timestamp":1087840360000},"page":"666-667","source":"Crossref","is-referenced-by-count":45,"title":["Functional level power analysis: an efficient approach for modeling the power consumption of complex processors"],"prefix":"10.1109","author":[{"given":"J.","family":"Laurent","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"N.","family":"Julien","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"E.","family":"Senn","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"E.","family":"Martin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"13","article-title":"Energy benefits of a configurable line size cache for embedded systems","author":"zhang","year":"2003","journal-title":"International Symposium on VLSI Design"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859635"},{"key":"11","article-title":"Low power design techniques for microprocessors","author":"segars","year":"2001","journal-title":"IEEE International Solid-State Circuits Conference Tutorial"},{"key":"12","year":"0"},{"key":"3","author":"burger","year":"1997","journal-title":"The SimpleScalar Tool Set"},{"key":"2","author":"balasubramonian","year":"2000","journal-title":"Memory Hierarchy Reconfiguration for Energy and Performance in General-purpose Processor Architectures"},{"key":"1","article-title":"Selective cache way: On-demand cache resource allocation","author":"albonesi","year":"2000","journal-title":"Journal of Instruction Level Parallelism"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/305138.305188"},{"key":"7","year":"2003"},{"key":"6","author":"malik","year":"2000","journal-title":"A Lower Power Unified Cache Architecture Providing Power and Performance Flexibility"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645830"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.804107"},{"key":"9","author":"reinmann","year":"1999","journal-title":"CACTI2 0 An Integrated Cache Timing and Power Model"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2001.991105"}],"event":{"name":". Design, Automation and Test in Europe Conference and Exhibition","location":"Paris, France","acronym":"DATE-04"},"container-title":["Proceedings Design, Automation and Test in Europe Conference and Exhibition"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8959\/28390\/01268921.pdf?arnumber=1268921","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T21:15:47Z","timestamp":1489439747000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1268921\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/date.2004.1268921","relation":{},"subject":[]}}