{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T19:52:50Z","timestamp":1725565970536},"reference-count":15,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/date.2004.1268922","type":"proceedings-article","created":{"date-parts":[[2004,6,21]],"date-time":"2004-06-21T21:52:40Z","timestamp":1087854760000},"page":"668-669","source":"Crossref","is-referenced-by-count":2,"title":["Formal verification coverage: are the RTL-properties covering the design's architectural intent?"],"prefix":"10.1109","author":[{"given":"P.","family":"Basu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Das","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Dasgupta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.P.","family":"Chakrabarti","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C.R.","family":"Mohan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L.","family":"Fix","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/40.491460"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1997.604688"},{"key":"14","article-title":"Power savings in embedded processors through decode filter cache","author":"tang","year":"2002","journal-title":"In proceedings of European Design and Test Conference"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2002.995713"},{"journal-title":"Silicon Strategies Sandcraft mips64 Embedded Processor Hits 800-mhz","year":"2002","key":"12"},{"key":"3","first-page":"83","article-title":"Wattch: a framework for architectural-level power analysis and optimizations","author":"brooks","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/92.645068"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2000.878315"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/313817.313944"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.1996.547538"},{"key":"6","article-title":"The microarchitecture of the pentium 4 processor","author":"hinton","year":"2001","journal-title":"Intel Technical Journal"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2002.4"},{"journal-title":"Memory Hierarchy Extensions to Simplescalar 3 0 Technical Report TR99-25","year":"2000","author":"burger","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645809"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/143369.143427"}],"event":{"name":". Design, Automation and Test in Europe Conference and Exhibition","acronym":"DATE-04","location":"Paris, France"},"container-title":["Proceedings Design, Automation and Test in Europe Conference and Exhibition"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8959\/28390\/01268922.pdf?arnumber=1268922","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T01:15:48Z","timestamp":1489454148000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1268922\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/date.2004.1268922","relation":{},"subject":[]}}