{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,17]],"date-time":"2025-04-17T05:49:50Z","timestamp":1744868990787},"reference-count":7,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/date.2004.1268924","type":"proceedings-article","created":{"date-parts":[[2004,6,21]],"date-time":"2004-06-21T17:52:40Z","timestamp":1087840360000},"page":"672-673","source":"Crossref","is-referenced-by-count":6,"title":["Automatic scan insertion and pattern generation for asynchronous circuits"],"prefix":"10.1109","author":[{"given":"A.","family":"Efthymiou","sequence":"first","affiliation":[]},{"given":"C.","family":"Sotiriou","sequence":"additional","affiliation":[]},{"given":"D.","family":"Edwards","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Using Symmetry for Problem Reduction in Bounded Model Checking on the Register-Transfer Level","year":"2001","author":"brinkmann","key":"3"},{"journal-title":"Formale Verifikation Fr Nicht-Formalisten","year":"2001","author":"bormann","key":"2"},{"key":"1","first-page":"193","author":"biere","year":"1999","journal-title":"Symbolic Model Checking Without BDDs"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2001.968616"},{"key":"6","article-title":"Formal verification on the rt level-computing one-to-one design abstractions by signal width reduction","author":"johannsen","year":"2001","journal-title":"Proceedings VLSI-SOC'01"},{"key":"5","first-page":"123","author":"johannsen","year":"2001","journal-title":"Reducing Bitvector Satisfiability Problems to Scale Down Design Sizes for RTL Property Checking Proceedings HLDVT'01"},{"key":"4","first-page":"373","article-title":"Booster: Speeding up rtl property checking of digital designs by word-level Abstraction","author":"johannsen","year":"2001","journal-title":"Proceedings CAV'01"}],"event":{"name":". Design, Automation and Test in Europe Conference and Exhibition","acronym":"DATE-04","location":"Paris, France"},"container-title":["Proceedings Design, Automation and Test in Europe Conference and Exhibition"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8959\/28390\/01268924.pdf?arnumber=1268924","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T21:22:47Z","timestamp":1489440167000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1268924\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/date.2004.1268924","relation":{},"subject":[]}}