{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T13:36:39Z","timestamp":1725629799142},"reference-count":17,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/date.2004.1268926","type":"proceedings-article","created":{"date-parts":[[2004,6,21]],"date-time":"2004-06-21T17:52:40Z","timestamp":1087840360000},"page":"676-677","source":"Crossref","is-referenced-by-count":11,"title":["A methodology for system-level analog design space exploration"],"prefix":"10.1109","author":[{"given":"F.","family":"De Bernardinis","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Sangiovanni Vincentelli","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Draft Standard for Verilog Register Transfer Level Synhesis","year":"1999","key":"17"},{"journal-title":"CMUDSP Benchmark","first-page":"5","year":"0","key":"15"},{"journal-title":"IEEE Standard Hardware Description Language Based on the Verilog Hardware Description Language","year":"1996","key":"16"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2001.955007"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/92.406998"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253734"},{"journal-title":"SIS A System for Sequential Circuit Synthesis Electronics Research Laboratory","year":"1992","author":"sentovich","key":"12"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/277044.277078"},{"key":"2","first-page":"968","article-title":"B-Algorithm: A behavioral test generation algorithm","author":"cho","year":"1994","journal-title":"Proc IEEE International Test Conference (ITC)"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/307988.307989"},{"journal-title":"Compiling Verilog into automata","year":"1994","author":"cheng","key":"1"},{"key":"7","first-page":"239","article-title":"On thecomplexity of power estimation problems","author":"freitas","year":"2000","journal-title":"Int Workshop Logic Synthesis"},{"key":"6","first-page":"403","article-title":"Functional test generation for behaviorally sequential models","author":"ferrara","year":"2001","journal-title":"Proceedings of the Design Automation and Test in Europe (DATE)"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743202"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.782026"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/43.552081"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253699"}],"event":{"name":". Design, Automation and Test in Europe Conference and Exhibition","acronym":"DATE-04","location":"Paris, France"},"container-title":["Proceedings Design, Automation and Test in Europe Conference and Exhibition"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8959\/28390\/01268926.pdf?arnumber=1268926","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T21:22:52Z","timestamp":1489440172000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1268926\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/date.2004.1268926","relation":{},"subject":[]}}