{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,12,17]],"date-time":"2024-12-17T17:40:08Z","timestamp":1734457208710,"version":"3.30.2"},"reference-count":18,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/date.2004.1268927","type":"proceedings-article","created":{"date-parts":[[2004,6,21]],"date-time":"2004-06-21T21:52:40Z","timestamp":1087854760000},"page":"678-679","source":"Crossref","is-referenced-by-count":2,"title":["Systematic design for optimization of high-resolution pipelined ADCs"],"prefix":"10.1109","author":[{"given":"M.","family":"Taherzadeh-Sani","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Lotfi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"O.","family":"Shoaei","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1980.1675602"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.781305"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/309847.309908"},{"key":"16","article-title":"Formal verification of out-of-order execution using incremental flushing","author":"skakkebaek","year":"1998","journal-title":"CAV"},{"key":"13","article-title":"Functional abstraction driven design space exploration of heterogeneous programmable architectures","author":"mishra","year":"2001","journal-title":"ISSS"},{"key":"14","article-title":"Trace table based approach for pipelined microprocessor verification","author":"sawada","year":"1997","journal-title":"CAV"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378282"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2002.1224436"},{"key":"3","doi-asserted-by":"crossref","DOI":"10.1145\/309847.309912","article-title":"High-level test generation for design verification of pipelined microprocessors","author":"campenhout","year":"1999","journal-title":"DAC"},{"key":"2","article-title":"Automatic verification of pipelined microprocessor control","author":"burch","year":"1994","journal-title":"CAV"},{"key":"10","article-title":"Microarchitecture verification bycompositional model checking","author":"jhala","year":"2001","journal-title":"CAV"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/217474.217542"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/288548.289082"},{"journal-title":"Computer Architecture A Quantitative Approach","year":"1990","author":"hennessy","key":"6"},{"journal-title":"DATE","year":"1999","author":"halambi","key":"5"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2003.1219068"},{"key":"9","article-title":"Automatic test pattern generation for pipelined processors","author":"iwashita","year":"1994","journal-title":"ICCAD"},{"journal-title":"Symbolic Model Verifier","year":"0","key":"8"}],"event":{"name":". Design, Automation and Test in Europe Conference and Exhibition","acronym":"DATE-04","location":"Paris, France"},"container-title":["Proceedings Design, Automation and Test in Europe Conference and Exhibition"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8959\/28390\/01268927.pdf?arnumber=1268927","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,17]],"date-time":"2024-12-17T16:59:06Z","timestamp":1734454746000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1268927\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/date.2004.1268927","relation":{},"subject":[]}}