{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T21:17:51Z","timestamp":1729631871664,"version":"3.28.0"},"reference-count":21,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/date.2004.1268931","type":"proceedings-article","created":{"date-parts":[[2004,6,21]],"date-time":"2004-06-21T21:52:40Z","timestamp":1087854760000},"page":"686-687","source":"Crossref","is-referenced-by-count":11,"title":["A tool for automatic generation of RTL-level VHDL description of RNS FIR filters"],"prefix":"10.1109","author":[{"given":"A.","family":"Del Re","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Nannarelli","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Re","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","article-title":"Cache access and cache time model","volume":"31","author":"veidenbaum","year":"1996","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1047742"},{"journal-title":"Tensilica Xtensa Processor Generator","year":"0","key":"18"},{"key":"15","article-title":"CACTI2. 0: An integrated cache timing and power model","author":"reinman","year":"1999","journal-title":"COMPAQ Western Research Lab"},{"key":"16","article-title":"Low power design techniques for microprocessors","author":"segars","year":"2001","journal-title":"International Solid State Circuit Conference"},{"journal-title":"MIPS Technologies","year":"0","key":"13"},{"key":"14","article-title":"Multi-objective design space exploration using genetic algorithms","author":"palesi","year":"2002","journal-title":"International Workshop on Hardware\/Software Codesign"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645830"},{"key":"12","doi-asserted-by":"crossref","first-page":"241","DOI":"10.1145\/344166.344610","article-title":"a low power unified cache architecture providing power and performance flexibility","author":"malik","year":"2000","journal-title":"ISLPED 00 the 2000 International Symposium on Low Power Electronics and Design (Cat No 00TH8514) LPE-00"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859635"},{"journal-title":"ARC International","year":"0","key":"3"},{"key":"20","article-title":"Cache configuration exploration on prototyping platforms","author":"zhang","year":"2003","journal-title":"14th IEEE International Workshop on Rapid System Prototyping"},{"journal-title":"Altera Nios Embedded Processor System Development","year":"0","key":"2"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1999.809463"},{"journal-title":"Automatic Tuning of Two-Level Caches to Embedded Aplications","year":"2003","author":"gordon-ross","key":"10"},{"journal-title":"EEMBC the Embedded Microprocessor Benchmark Consortium","year":"0","key":"7"},{"key":"6","article-title":"Evaluating future microprocessors: The simplescalar toolset","author":"burger","year":"2000","journal-title":"Computer Science Department Tech Report CS-TR-1308"},{"journal-title":"Memory Hierarchy Reconfiguration for Energy and Performance in General-purpose Processor Architectures","year":"2000","author":"balasubramonian","key":"5"},{"journal-title":"ARM","year":"0","key":"4"},{"journal-title":"Cache Optimization for Embedded Processor Cores An Analytical Approach","year":"2003","author":"gnosh","key":"9"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.804107"}],"event":{"name":". Design, Automation and Test in Europe Conference and Exhibition","acronym":"DATE-04","location":"Paris, France"},"container-title":["Proceedings Design, Automation and Test in Europe Conference and Exhibition"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8959\/28390\/01268931.pdf?arnumber=1268931","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,6,3]],"date-time":"2018-06-03T12:39:34Z","timestamp":1528029574000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1268931\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/date.2004.1268931","relation":{},"subject":[]}}