{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T07:55:43Z","timestamp":1725522943156},"reference-count":19,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/date.2004.1268932","type":"proceedings-article","created":{"date-parts":[[2004,6,21]],"date-time":"2004-06-21T21:52:40Z","timestamp":1087854760000},"page":"688-689","source":"Crossref","is-referenced-by-count":0,"title":["On transfer function and power consumption transient response"],"prefix":"10.1109","author":[{"family":"Lipeng Cao","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","article-title":"Adaptive mode-control: A static-power-efficient cache design","author":"zhou","year":"2000","journal-title":"The 10th Intl Conf on Parallel Architectures Andcompilation Techniques"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1145\/581888.581894"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859635"},{"key":"15","article-title":"Cacti 3. 0: An integrated cache timing, power, and area model","author":"shivakumar","year":"2001","journal-title":"COMPAQ Western Research Lab"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2002.1176250"},{"journal-title":"Gated-Vdd A Circuit Technique to Reduce Leakage in Deep-Submicron Cache Memories Int Symp on Low Power Electronics and Design","year":"2000","author":"powell","key":"13"},{"key":"14","first-page":"214","article-title":"Reconfigurable caches and their application to media processing","author":"ranganathan","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937453"},{"key":"12","doi-asserted-by":"crossref","DOI":"10.1109\/JSSC.1996.542315","article-title":"A 160mhz 32b 0. 5w cmos risc microprocessor","author":"montenaro","year":"1996","journal-title":"Int Solid-State Circuits Conf"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/268806.268810"},{"key":"2","article-title":"Selective cache ways: On-demand cache resource allocation","author":"albonesi","year":"2000","journal-title":"Journal of Instruction Level Parallelism"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012671"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645809"},{"year":"0","key":"7"},{"key":"6","article-title":"Ll data cache ecomposition for energy efficiency","author":"huang","year":"2001","journal-title":"Tnt Symp on Low Power Electronics and Design"},{"journal-title":"Personalcommunication","year":"0","author":"gunther","key":"5"},{"key":"4","doi-asserted-by":"crossref","first-page":"70","DOI":"10.1145\/313817.313860","article-title":"Reducing power in superscalar processor caches using subbanking, multiple line buffers and bit-line segmentation","author":"ghose","year":"1999","journal-title":"Proceedings 1999 International Symposium on Low Power Electronics and Design (Cat No 99TH8477) LPE"},{"key":"9","doi-asserted-by":"crossref","DOI":"10.1002\/1521-3900(200209)187:1<631::AID-MASY631>3.0.CO;2-L","article-title":"Drowsy instruction caches, leakage power reduction using dynamic voltage Scaling and cache sub-bank prediction","author":"kim","year":"2002","journal-title":"Tnt Symp on Microarchitecture"},{"key":"8","article-title":"Way-predictive set-Associative cache for high performance and low energy Consumption","author":"inoue","year":"1999","journal-title":"Tnt Symp on Low Power Electronics and Design"}],"event":{"name":". Design, Automation and Test in Europe Conference and Exhibition","acronym":"DATE-04","location":"Paris, France"},"container-title":["Proceedings Design, Automation and Test in Europe Conference and Exhibition"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8959\/28390\/01268932.pdf?arnumber=1268932","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T08:12:15Z","timestamp":1497600735000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1268932\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/date.2004.1268932","relation":{},"subject":[]}}