{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T18:38:25Z","timestamp":1725475105217},"reference-count":13,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/date.2004.1268933","type":"proceedings-article","created":{"date-parts":[[2004,6,21]],"date-time":"2004-06-21T17:52:40Z","timestamp":1087840360000},"page":"690-691","source":"Crossref","is-referenced-by-count":0,"title":["Polynomial abstraction for verification of sequentially implemented combinational circuits"],"prefix":"10.1109","author":[{"given":"T.","family":"Raudvere","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.K.","family":"Singh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"I.","family":"Sander","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Jantsch","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"A Highly Configurable Cache Architecture for Embedded Systems in the Proceedings of International Symposium Oncomputer Architecture","year":"2003","author":"zhang","key":"13"},{"key":"11","article-title":"Low power design techniques for microprocessors","author":"segars","year":"2001","journal-title":"IEEE Int Solid-State Circuits Conf Tutorial"},{"journal-title":"Tensilica Inc","year":"0","key":"12"},{"journal-title":"ARC International","year":"0","key":"3"},{"key":"2","article-title":"Selective cache ways: On-demand cache resource allocation","author":"albonesi","year":"2000","journal-title":"Journal of Instruction Level Parallelism"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/LPD.1999.750402"},{"journal-title":"MIPS Technologies Inc","year":"0","key":"10"},{"key":"7","doi-asserted-by":"crossref","DOI":"10.1145\/325096.325162","article-title":"Improving direct-mapped cache performance by the addition of a small fully-Associative cache and prefetch buffers in the","author":"jouppi","year":"1990","journal-title":"Inter Symp onComputer Architecture"},{"year":"0","key":"6"},{"journal-title":"The SimpleScalar Tool Set Version 2 0 Univ of Wisconsin- Madisoncomputer Sciences","year":"1997","author":"burger","key":"5"},{"journal-title":"ARM Ltd","year":"0","key":"4"},{"key":"9","doi-asserted-by":"crossref","first-page":"241","DOI":"10.1145\/344166.344610","article-title":"a low power unified cache architecture providing power and performance flexibility","author":"malik","year":"2000","journal-title":"ISLPED 00 the 2000 International Symposium on Low Power Electronics and Design (Cat No 00TH8514) LPE-00"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645830"}],"event":{"name":". Design, Automation and Test in Europe Conference and Exhibition","acronym":"DATE-04","location":"Paris, France"},"container-title":["Proceedings Design, Automation and Test in Europe Conference and Exhibition"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8959\/28390\/01268933.pdf?arnumber=1268933","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,6,3]],"date-time":"2018-06-03T08:39:34Z","timestamp":1528015174000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1268933\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/date.2004.1268933","relation":{},"subject":[]}}