{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,6]],"date-time":"2026-10-06T02:41:10Z","timestamp":1791254470425,"version":"4.1.0"},"reference-count":17,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/date.2004.1268972","type":"proceedings-article","created":{"date-parts":[[2004,7,20]],"date-time":"2004-07-20T14:08:28Z","timestamp":1090332508000},"page":"764-769","source":"Crossref","is-referenced-by-count":44,"title":["Cost-performance trade-offs in networks on chip: a simulation-based approach"],"prefix":"10.1109","author":[{"given":"S.G.","family":"Pestana","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"E.","family":"Rijpkema","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"A.","family":"Radulescu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"K.","family":"Goossens","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"O.P.","family":"Gangwal","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2003.1213180"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012731"},{"key":"16","author":"varma","year":"1994","journal-title":"Interconnection Networks for Multiprocessors and Multicomputers Theory and Practice"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268998"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2003.1205906"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253633"},{"key":"12","article-title":"Communication services for networks on chip","author":"radulescu","year":"2004","journal-title":"Domain-specific Embedded Multiprocessors"},{"key":"3","first-page":"33","article-title":"Powering networks on chips","author":"benini","year":"2001","journal-title":"ISSS"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/285243.285251"},{"key":"1","year":"2001","journal-title":"Functional Specification for SystemC 20"},{"key":"10","author":"pasricha","year":"2003","journal-title":"Transaction Level Modelling of SoC with SystemC 2 0"},{"key":"7","article-title":"Advanced simulation environment for shared memory network-on-chips","author":"forsell","year":"2002","journal-title":"20th IEEE Norchip Conference"},{"key":"6","author":"duato","year":"2003","journal-title":"Interconnection Networks An Engineering Approach Morgan Kaufmann"},{"key":"5","article-title":"QNoC: QoS architecture and design process for network on chip","author":"bolotin","year":"2003","journal-title":"The Journal of Systems Architecture"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2002.1016885"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/1119772.1119818"}],"event":{"name":"Design, Automation and Test in Europe Conference and Exhibition","location":"Paris, France","acronym":"DATE-04"},"container-title":["Proceedings Design, Automation and Test in Europe Conference and Exhibition"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8959\/28391\/01268972.pdf?arnumber=1268972","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T01:01:15Z","timestamp":1489453275000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1268972\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/date.2004.1268972","relation":{},"subject":[]}}