{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,16]],"date-time":"2026-10-16T20:42:58Z","timestamp":1792183378463,"version":"4.4.0"},"reference-count":14,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/date.2004.1268973","type":"proceedings-article","created":{"date-parts":[[2004,7,20]],"date-time":"2004-07-20T14:08:28Z","timestamp":1090332508000},"page":"770-775","source":"Crossref","is-referenced-by-count":6,"title":["A case study in networks-on-chip design for embedded video"],"prefix":"10.1109","author":[{"family":"Jiang Xu","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"W.","family":"Wolf","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"J.","family":"Henkel","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"S.","family":"Chakradhar","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"T.","family":"Lv","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"13","year":"0"},{"key":"14","article-title":"An Architectural Design Study for a High-Speed Smart Camera","author":"wolf","year":"2002","journal-title":"IEEE MICRO MSP-02 Workshop"},{"key":"11","year":"0","journal-title":"Micron 18Mb SYNCBURST SRAM Specification"},{"key":"12","year":"0"},{"key":"3","article-title":"Networks on Silicon: Combining Best-Effort and Guaranteed Services","author":"goossens","year":"2002","journal-title":"Design Automation and Test in Europe Conference"},{"key":"2","article-title":"Dally Brian Towles Route packets, not wires: Onchip interconnection networks","author":"william","year":"2001","journal-title":"Proceedings of the 38th Design Automation Conference"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2002.1033027"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998307"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253703"},{"key":"6","article-title":"MicroNetwork-based integration for SOCs","author":"wingard","year":"2001","journal-title":"Design Automation Conference"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/40.612211"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.2002.1158060"},{"key":"9","article-title":"Network on chip: An architecture for billion transistor era","author":"hemani","year":"2000","journal-title":"Proceeding of the IEEE NorChip Conference"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/40.566196"}],"event":{"name":"Design, Automation and Test in Europe Conference and Exhibition","location":"Paris, France","acronym":"DATE-04"},"container-title":["Proceedings Design, Automation and Test in Europe Conference and Exhibition"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8959\/28391\/01268973.pdf?arnumber=1268973","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T01:33:11Z","timestamp":1489455191000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1268973\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/date.2004.1268973","relation":{},"subject":[]}}