{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T15:41:17Z","timestamp":1780674077674,"version":"3.54.1"},"reference-count":14,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/date.2004.1268974","type":"proceedings-article","created":{"date-parts":[[2004,7,20]],"date-time":"2004-07-20T14:08:28Z","timestamp":1090332508000},"page":"778-783","source":"Crossref","is-referenced-by-count":31,"title":["Exploiting crosstalk to speed up on-chip buses"],"prefix":"10.1109","author":[{"given":"C.","family":"Duan","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"S.P.","family":"Khatri","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/43.664224"},{"key":"14","first-page":"485","article-title":"Reducing cross-coupling among interconnect wires in deep-submicron datapath design","author":"yimand","year":"1999","journal-title":"Proc of Design Automation Conference (DAC)"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2001.968598"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/43.594834"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1993.580163"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/HIS.2001.946705"},{"key":"1","year":"0","journal-title":"Physical Design Modelling Verification Project (SPACE Project)"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2001.913289"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.2002.1158090"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1997.628945"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-1477-0"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2000.840308"},{"key":"9","article-title":"A computer program to simulate computer circuits","author":"nagel spice","year":"1995","journal-title":"University of California Berkeley UCB\/ERL Memo M520"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998264"}],"event":{"name":"Design, Automation and Test in Europe Conference and Exhibition","location":"Paris, France","acronym":"DATE-04"},"container-title":["Proceedings Design, Automation and Test in Europe Conference and Exhibition"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8959\/28391\/01268974.pdf?arnumber=1268974","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T01:33:15Z","timestamp":1489455195000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1268974\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/date.2004.1268974","relation":{},"subject":[]}}