{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T20:03:37Z","timestamp":1725480217364},"reference-count":13,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/date.2004.1268976","type":"proceedings-article","created":{"date-parts":[[2004,7,20]],"date-time":"2004-07-20T10:08:28Z","timestamp":1090318108000},"page":"790-795","source":"Crossref","is-referenced-by-count":0,"title":["Crosstalk minimization in logic synthesis for PLA"],"prefix":"10.1109","author":[{"family":"Yi-Yu Liu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Kuo-Hua Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"TingTing Hwang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"13","article-title":"SIS: A System for Sequential Circuit Synthesis","author":"sentovich","year":"1992","journal-title":"Electronics Research Laboratory"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1983.21093"},{"journal-title":"Synthesis and Optimization of Digial Circuits","year":"1994","author":"de micheli","key":"12"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.804384"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337419"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/43.594834"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.781365"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012620"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/4.938375"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2000.896507"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/43.863640"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/4.148332"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/82.168948"}],"event":{"name":"Design, Automation and Test in Europe Conference and Exhibition","acronym":"DATE-04","location":"Paris, France"},"container-title":["Proceedings Design, Automation and Test in Europe Conference and Exhibition"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8959\/28391\/01268976.pdf?arnumber=1268976","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T21:54:21Z","timestamp":1489442061000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1268976\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/date.2004.1268976","relation":{},"subject":[]}}