{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,5]],"date-time":"2026-10-05T19:01:21Z","timestamp":1791226881502,"version":"4.1.0"},"reference-count":18,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/date.2004.1268999","type":"proceedings-article","created":{"date-parts":[[2004,7,20]],"date-time":"2004-07-20T10:08:28Z","timestamp":1090318108000},"page":"884-889","source":"Crossref","is-referenced-by-count":80,"title":["\u00d7pipesCompiler: a tool for instantiating application specific networks on chip"],"prefix":"10.1109","author":[{"given":"A.","family":"Jalabert","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"S.","family":"Murali","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"L.","family":"Benini","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"G.","family":"De Micheli","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/5.920580"},{"key":"18","year":"0"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/4.881217"},{"key":"16","article-title":"Orion: A Power-Performance Simulator for Interconnection Networks","author":"wang","year":"2002","journal-title":"Micro"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/1119772.1119818"},{"key":"14","first-page":"473","article-title":"A 0.8 W HDTV video processor with simultaneous decoding of two MPEG2 MP@HL streams and capable of 30 frames\/s reverse playback","volume":"1","author":"yamauchi","year":"2002","journal-title":"ISSCC"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2002.1016885"},{"key":"12","article-title":"An 800MHz Star-Connected On-Chip Network for Application to Systems on a Chip","volume":"2003","author":"lee","year":"2003","journal-title":"ISSCC"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253633"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1007\/b105353"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2000.840047"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/30.793577"},{"key":"6","first-page":"536","author":"dallosso","year":"2003","journal-title":"\ufffdPipes A Latency Insensitive Parameterized Network-on-chip Architecture for Multi-Processor SoCs"},{"key":"5","first-page":"1","article-title":"Mapping of MPEG-4 Decoding on a Flexible Architecture Platform","author":"der tol van","year":"2002","journal-title":"SPIE 2002"},{"key":"4","first-page":"789","article-title":"Component-Based Design Approach for Multi-Core SoCs","author":"cesario","year":"2002","journal-title":"DAC 2002"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/43.945302"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.1044298"}],"event":{"name":"Design, Automation and Test in Europe Conference and Exhibition","location":"Paris, France","acronym":"DATE-04"},"container-title":["Proceedings Design, Automation and Test in Europe Conference and Exhibition"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8959\/28391\/01268999.pdf?arnumber=1268999","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T22:08:13Z","timestamp":1489442893000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1268999\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/date.2004.1268999","relation":{},"subject":[]}}