{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,25]],"date-time":"2026-09-25T21:36:03Z","timestamp":1790372163266,"version":"4.1.0"},"reference-count":16,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/date.2004.1269002","type":"proceedings-article","created":{"date-parts":[[2004,7,20]],"date-time":"2004-07-20T10:08:28Z","timestamp":1090318108000},"page":"896-901","source":"Crossref","is-referenced-by-count":428,"title":["Bandwidth-constrained mapping of cores onto NoC architectures"],"prefix":"10.1109","author":[{"given":"S.","family":"Murali","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"G.","family":"De Micheli","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/30.793577"},{"key":"16","year":"0"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4020-6488-3_12"},{"key":"14","year":"0"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1007\/BF01379319"},{"key":"12","first-page":"406","article-title":"An Efficient Algorithm for the Physical Mapping of Clustered Task Graphs onto Multiprocessor Architectures","author":"koziris","year":"2000","journal-title":"Proc of 8th EuroPDP"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2000.840047"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012730"},{"key":"10","author":"garey","year":"1979","journal-title":"Computers and Intractability"},{"key":"7","first-page":"1","article-title":"Mapping of MPEG-4 Decoding on a Flexible Architecture Platform","volume":"2002","author":"der tol e b van","year":"2002","journal-title":"SPIE"},{"key":"6","year":"0","journal-title":"The Cadence Virtual Component Co-design VCC"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253633"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2002.1016885"},{"key":"9","first-page":"536","year":"2003","journal-title":"\ufffdPipes A Latency Insensitive Parameterized Network-on-chip Architecture for MPSoCs"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/1119772.1119818"}],"event":{"name":"Design, Automation and Test in Europe Conference and Exhibition","location":"Paris, France","acronym":"DATE-04"},"container-title":["Proceedings Design, Automation and Test in Europe Conference and Exhibition"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8959\/28391\/01269002.pdf?arnumber=1269002","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T12:39:33Z","timestamp":1489408773000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1269002\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/date.2004.1269002","relation":{},"subject":[]}}