{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T21:55:28Z","timestamp":1725486928557},"reference-count":15,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/date.2004.1269005","type":"proceedings-article","created":{"date-parts":[[2004,7,20]],"date-time":"2004-07-20T10:08:28Z","timestamp":1090318108000},"page":"910-915","source":"Crossref","is-referenced-by-count":6,"title":["Fast comparisons of circuit implementations"],"prefix":"10.1109","author":[{"given":"S.K.","family":"Karandikar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.S.","family":"Sapatnekar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"15","article-title":"SIS: A System for Sequential Circuit Synthesis. Technical Report UCB\/ERL M92\/41, Electronics Research Laboratory","author":"sentovich","year":"1992","journal-title":"Department of electrical engineering and computer science"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1147\/rd.404.0407"},{"journal-title":"Gain Based Syn Thesis Speeding RTL to Silicon","year":"0","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2000.840038"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998372"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/288548.289097"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/43.248073"},{"key":"1","first-page":"326","article-title":"TILOS: A Posynomial Programming Approach to Transistor Sizing","author":"fishburn","year":"1985","journal-title":"Proceedings of the IEEE\/ACM International Conference on Computer Aided Design"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.1999.761178"},{"key":"7","article-title":"Theory of Logical Effort: Designing for Speed on the Back of an Envelope","author":"sproull","year":"1991","journal-title":"IEEE Advanced Research in VLSI"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012594"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/43.736569"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/43.998628"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1998.144321"},{"journal-title":"Logical Effort Designing Fast CMOS Circuits","year":"1999","author":"sutherland","key":"8"}],"event":{"name":"Design, Automation and Test in Europe Conference and Exhibition","acronym":"DATE-04","location":"Paris, France"},"container-title":["Proceedings Design, Automation and Test in Europe Conference and Exhibition"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8959\/28391\/01269005.pdf?arnumber=1269005","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T22:08:19Z","timestamp":1489442899000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1269005\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/date.2004.1269005","relation":{},"subject":[]}}