{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,14]],"date-time":"2026-10-14T21:58:18Z","timestamp":1792015098975,"version":"4.4.0"},"reference-count":14,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/date.2004.1269007","type":"proceedings-article","created":{"date-parts":[[2004,7,20]],"date-time":"2004-07-20T14:08:28Z","timestamp":1090332508000},"page":"916-921","source":"Crossref","is-referenced-by-count":50,"title":["Saving power by mapping finite-state machines into embedded memory blocks in FPGAs"],"prefix":"10.1109","author":[{"given":"A.","family":"Tiwari","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"K.A.","family":"Tomko","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1997.643535"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1991.185239"},{"key":"11","article-title":"SIS: A System for Seq","author":"sentovich","year":"1992","journal-title":"Circuit Synthesis Tech"},{"key":"12","author":"kohavi","year":"1978","journal-title":"Switching Finite Automata Theory"},{"key":"3","article-title":"Actel Corporation","year":"0","journal-title":"42MXFPGA Data Sheet"},{"key":"2","article-title":"Altera Corporation","year":"2002","journal-title":"Stratix Programmable Logic Device Family Data Sheet"},{"key":"1","article-title":"Xilinx Incorporate","year":"2003","journal-title":"Virtex-Il Data Sheet"},{"key":"10","article-title":"PREP Benchmark Suite #4, Version 1.3","year":"1994","journal-title":"Los Altos CA"},{"key":"7","doi-asserted-by":"crossref","first-page":"67","DOI":"10.1145\/329166.329182","article-title":"Heterogeneous Technology Mapping for FPGAs with Dual-Port Embedded Memory Array","author":"wilton","year":"0","journal-title":"Proc FPGA"},{"key":"6","doi-asserted-by":"crossref","DOI":"10.1145\/329166.329183","article-title":"Technology Mapping for FPGAs with Embedded Memory Blocks","volume":"98","author":"et al j cong","year":"0","journal-title":"Proc FPGA"},{"key":"5","article-title":"FSM Decomposition for Low Power in FPGA","volume":"2","author":"et al g sutter","year":"0","journal-title":"Proc FPL"},{"key":"4","doi-asserted-by":"crossref","DOI":"10.1145\/503048.503072","article-title":"Dynamic Power Consumption in Virtex-II FPGA family","volume":"3","author":"et al l shang","year":"2002","journal-title":"Proc FPGA"},{"key":"9","article-title":"Logic synthesis and optimization benchmarks","author":"lisanke","year":"1988","journal-title":"Technical Report MCNC Research Triangle Park North Carolina"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/43.503933"}],"event":{"name":"Design, Automation and Test in Europe Conference and Exhibition","location":"Paris, France","acronym":"DATE-04"},"container-title":["Proceedings Design, Automation and Test in Europe Conference and Exhibition"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8959\/28391\/01269007.pdf?arnumber=1269007","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,17]],"date-time":"2024-12-17T23:19:11Z","timestamp":1734477551000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1269007\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/date.2004.1269007","relation":{},"subject":[]}}