{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T20:18:04Z","timestamp":1729628284406,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/date.2004.1269008","type":"proceedings-article","created":{"date-parts":[[2004,7,20]],"date-time":"2004-07-20T10:08:28Z","timestamp":1090318108000},"page":"922-927","source":"Crossref","is-referenced-by-count":2,"title":["Memmap: technology mapping algorithm for area reduction in FPGAs with embedded memory arrays using reconvergence analysis"],"prefix":"10.1109","author":[{"given":"A.","family":"Manoj Kumar","sequence":"first","affiliation":[]},{"given":"J.","family":"Bobba","sequence":"additional","affiliation":[]},{"given":"V.","family":"Kamakoti","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/54.156154"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1990.114926"},{"key":"13","doi-asserted-by":"crossref","DOI":"10.1109\/43.822620","article-title":"Heterogeneous Technology Mapping for area reduction in FPGA's with embedded memory arrays","volume":"19","author":"wilton","year":"2000","journal-title":"IEEE Transactions on Computer-Aided Design on Integrated Circuits and Systems"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/275107.275138"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1995.518232"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1995.528842"},{"key":"3","doi-asserted-by":"crossref","first-page":"227","DOI":"10.1145\/127601.127670","article-title":"Chortle-crf: fast technology mapping for lookup table-based FPGAs","author":"francis","year":"1991","journal-title":"28th ACM\/IEEE Design Automation Conference DAC"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/43.273754"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1991.185334"},{"journal-title":"Datasheet IspLSI and PLSI 6192 High Density Programmable Logic with Dedicated Memory and Register\/Counter Modules","year":"1996","key":"10"},{"key":"7","volume":"4","author":"inc","year":"1996","journal-title":"XC4000 Series (E\/L\/EX\/XL) Field Programmable Gate Arrays v1"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1992.276199"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/43.273753"},{"key":"4","first-page":"620","article-title":"Logic synthesis algorithms for table look up programmable gate arrays","author":"murgai","year":"1990","journal-title":"Proc ACM\/ IEEE Design Automation Conf"},{"journal-title":"Datasheet 3200DX Field-programmable Gate Arrays","year":"1995","key":"9"},{"journal-title":"Databook","year":"1996","key":"8"}],"event":{"name":"Design, Automation and Test in Europe Conference and Exhibition","acronym":"DATE-04","location":"Paris, France"},"container-title":["Proceedings Design, Automation and Test in Europe Conference and Exhibition"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8959\/28391\/01269008.pdf?arnumber=1269008","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T04:53:21Z","timestamp":1497588801000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1269008\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/date.2004.1269008","relation":{},"subject":[]}}